I. Introduction
To realize high-performance microsystems for upcoming electronic applications, the optimized design of packaging should be supported by accurate and efficient electrical modeling methods. This paper proposes a combination of two integral equation (IE) based methods to extract equivalent circuit parameters of packaging interconnections. The proposed method addresses the complexity in meshing and improves speed by separating modelings for planar strip lines and vertical through vias.