

# Experimental and Simulation Study of Silicon Nanowire Transistors Using Heavily Doped Channels

Vihar P. Georgiev, *Member, IEEE*, Muhammad M. Mirza, Alexandru-Iustin Dochioiu, Fikru Adamu-Lema, Salvatore M. Amoroso, *Member, IEEE*, Ewan Towie, *Member, IEEE*, Craig Riddet, Donald A. MacLaren, Asen Asenov, *Fellow, IEEE*, and Douglas J. Paul, *Senior Member, IEEE*

**Abstract**—The experimental results from 8 nm diameter silicon nanowire junctionless field-effect transistors with gate lengths of 150 nm are presented that demonstrate on-currents up to 1.15 mA/ $\mu\text{m}$  for 1.0 V and 2.52 mA/ $\mu\text{m}$  for 1.8 V gate overdrive with an off-current set at 100 nA/ $\mu\text{m}$ . On- to off-current ratios above  $10^8$  with a subthreshold slope of 66 mV/dec are demonstrated at 25 °C. Simulations using drift-diffusion which include density-gradient quantum corrections provide excellent agreement with the experimental results. The simulations demonstrate that the present silicon-dioxide gate dielectric only allows the gate to be scaled to 25 nm length before short-channel effects significantly reduce the performance. If high-K dielectrics replace some parts of the silicon dioxide then the technology can be scaled to at least 10 nm gatelength.

**Index Terms**—Electronic transport, 1D, junctionless transistor, scattering mechanisms, silicon nanowire, simulations.

## I. INTRODUCTION

SILICON nanowires have a multitude of potential applications, including transistors [1], [2], semiconductor memories [3], photovoltaics [4], thermoelectric generators [5], biosensors [6], colour selective photodetectors [7] and qubits [8]. The use of nanowires in commercial products, however, has to date been limited. A major challenge for transistor nanoelectronic applications is that, as transistor dimensions are reduced, it is difficult to maintain a low off-current ( $I_{\text{off}}$ ) whilst

Manuscript received November 10, 2016; revised January 24, 2017; accepted February 2, 2017. Date of publication February 8, 2017; date of current version September 6, 2017. This work was supported in part by the EPSRC under Grant EP/N003225/1 and in part by the European Union Horizon 2020 research and innovation programme SUPERAID7 (Stability Under Process Variability for Advanced Interconnects and Devices Beyond 7 nm node) under Grant 688101. The review of this paper was arranged by Guest Editors: Cristiano Fuccio.

V. P. Georgiev, M. M. Mirza, A.-I. Dochioiu, F. Adamu-Lema, and D. J. Paul are with the School of Engineering, University of Glasgow, Glasgow, G12 8LT, U.K. (e-mail: Vihar.Georgiev@glasgow.ac.uk; Muhammad.Mirza@glasgow.ac.uk; 2061919D@student.gla.ac.uk; Fikru.Adamu-Lema@glasgow.ac.uk; douglas.paul@glasgow.ac.uk).

S. M. Amoroso, E. Towie, and C. Riddet are with the Synopsys, Glasgow G12 8LT, U.K. (e-mail: salvatore.amoroso@synopsys.com; ewan.towie@synopsys.com; craig.riddet@synopsys.com).

D. A. MacLaren is with the SUPA School of Physics and Astronomy, University of Glasgow, Glasgow G12 8LT, U.K., and also with the University Avenue, Glasgow G12 8UU, U.K. (e-mail: Douglas.Paul@glasgow.ac.uk).

A. Asenov is with the School of Engineering, University of Glasgow, Glasgow G12 8LT, U.K., and also with the Synopsys, Glasgow G12 8LT, U.K. (e-mail: Asen.Asenov@glasgow.ac.uk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TNANO.2017.2665691

simultaneously maintaining a high on-current ( $I_{\text{on}}$ ). High  $I_{\text{on}}$  is fundamental for high gain and/or high speed in any transistor technology and is therefore one of the key parameters requiring optimisation.

Reducing  $I_{\text{off}}$  is significantly harder when transistor critical dimensions reach levels where quantum mechanical tunnelling, short channel effects [9] and statistical variability [10], [11] can be significant. A single gate in a MOSFET transistor becomes unable to provide sufficient electrostatic control to fully deplete carriers in the transistor channel, resulting in increased  $I_{\text{off}}$  values [12]. A variety of new architectures, including ultra-thin silicon-on-insulator (SOI) [13]–[15], double gate [13], [16], FinFETs [17]–[21],  $\pi$ - [22]/ $\Omega$ -gate [23], tri-gate [19], junctionless [2] and gate all-around (GAA) nanowire transistors [24], [25] have therefore been developed to improve the electrostatic control of the conducting channel. This is essential since a low  $I_{\text{off}}$  implies low static power dissipation, and will therefore improve power management in the multi-billion transistor circuits employed globally in microprocessors, sensors and memory.

Here we demonstrate a solution by exploiting the quantum effects of a 1-dimensional (1D) Si nanowire. Whilst 1D devices have been produced in many material systems [26] here we demonstrate 1D nanowires in a scalable, top-down Si technology. According to the scaling theory of localization [27] metallic behavior from high doping can only occur in 3D semiconducting materials and not for systems with lower dimensionality (e.g. 1D nanowire system) where the transistor functionality will be preserved. Also we demonstrate by moving to 1D, a Si nanowire doped well above the 3D insulator-metal transition with high  $I_{\text{on}}$  whilst simultaneously providing excellent electrostatic control for a low  $I_{\text{off}}$  and a ratio between the two of  $10^8$ .

Conventional MOSFETs running in inversion have a drain current,  $I_D$ , that improves with reduced gate-length  $L_g$ , since  $I_D \propto \frac{\mu}{L_g} (V_g - V_T)^2$  where  $\mu$  is the mobility,  $V_g$  is the gate voltage and  $V_T$  is the threshold voltage. As the dimensions of these conventional transistors are reduced, however, higher doping in the channel is required to suppress short channel effects, which in turn reduces the mobility, thus reducing  $I_{\text{on}}$ . The large vertical electric field required to form an inversion layer also significantly reduces the mobility, through interface roughness scattering [2]. A substantial volume of research is therefore focused on investigating new high-mobility channel materials to improve the drive current at lower voltages [28], [29]. Alternatively, the problem can be circumvented by developing a range

of flat-band devices, such as the junctionless transistor [2]. This has a 3D wire-like channel rather than planar channel of MOS-FETs, and acts as a gated resistor that pinches-off the carrier density of the wire by the application of a gate voltage. It is a normally-on device but by selecting a gate metal with an appropriate work-function, it can become a depleted, normally-off device. When switched on, and assuming flat-band conditions,  $I_D$  is due to the resistive behaviour of the channel and is given by

$$I_D = \frac{q\mu N_D A}{L_g} V_D \quad (1)$$

where  $q$  is the electronic charge,  $N_D$  is the channel doping density,  $A$  is the channel conducting area and  $V_D$  is the drain voltage. Thus,  $I_D (= I_{on})$  again improves with reduced  $L_g$ . The channel doping can also be increased to improve  $I_{on}$  as the drive current is directly proportional to the electronic conductivity of the channel, given by  $\sigma = q\mu N_D$ . However, this cannot be increased arbitrarily because the higher the doping the closer the semiconductor will be to a nearly-metallic system, making the channel depletion for particular cross section very difficult. For P-doped Si, this implies a doping limit of  $3.5 \times 10^{18} \text{ cm}^{-3}$  [30], although in small devices such as nanowires, surface state traps and donor deactivation [31] can actually reduce the activated carrier density, pushing the critical doping limit above the Mott criteria.

## II. FABRICATION

The transistors were fabricated from 55 nm SOI wafers from SOITEC with a 145 nm buried oxide. The Si channel was implanted with phosphorus at 15 keV to allow majority of dopants to sit at the bottom part of the channel with a dose of  $4 \times 10^{15} \text{ cm}^{-2}$  before being annealed at 950 °C for 90 seconds to provide a doping density of  $8 \times 10^{19} \text{ cm}^{-3}$ . Temperature dependent Hall bar measurements on large samples [32] were used to determine that the activated dopant density was  $4 \times 10^{19} \text{ cm}^{-3}$ . This is well above the Mott criteria for Si:P, implying that the bulk material is strongly metallic in electronic behaviour [30] which is confirmed by the temperature dependence of the electronic properties [32]. The top Si was then etched to reduce the thickness for the smallest dimension nanowires before a Vistec VB6 electron beam lithography tool was used to pattern the nanowire using hydrogen silsesquioxane (HSQ) resist. Initially HSQ resist was used as a mask to etch 55 nm nanowires with 24, 16 and 8 nm widths, after which via holes were opened in PMMA resist to selectively thin down Si channel. A low damage  $\text{SF}_6/\text{C}_4\text{F}_8$  inductivity coupled plasma etch [33] was undertaken before the resist was stripped and a thermal oxide grown at 950 °C. Optical lithography was then used to define electrical contacts using 20 nm of Ni and 50 nm of Pt after the oxide had been stripped with HF. An anneal in forming gas at 380 °C for 15 minutes was used to alloy the contacts forming NiSi Ohmic contacts with a specific contact resistance of 0.8  $\Omega\text{-mm}$ . Finally electron beam lithography was used with 400 nm of PMMA resist to lift-off the Al gate.




Fig. 1. (a) A cross sectional elemental map of the  $8 \pm 0.5$  nm diameter nanowire with 16 nm  $\text{SiO}_2$  thickness extracted from an EELS TEM image. (b) A SEM image of the gate over the top of the Si channel and parts of the source-drain regions. The nanowire length is 150 nm.




Fig. 2. The drain current,  $I_D$  as a function of gate voltage for Si nanowires with three different widths of 8 nm, 16 nm, and 24 nm. The drain voltage,  $V_D = 1.5$  V and all measurements are at 293 K. The insert is an elemental map of a cross-section of the smallest nanowire, measured by TEM-EELS, which was used to determine the nanowire diameter.

The oxidation step resulted in the nanowires being suspended above the buried oxide of the substrate preventing a short gate-length being realised later in the fabrication process as reliable lift-off requires resist significantly thicker than any step height. A wide Al gate was therefore deposited by lift-off of total length of 2  $\mu\text{m}$  but since the nanowire length was 150 nm, the effective gate-length,  $L_g$  is 150 nm. The gate oxide of 16 nm equivalent oxide thickness (EOT) for the devices has an integrated deep interface trap density,  $D_{it}$  below  $10^{10} \text{ cm}^{-2}\text{eV}^{-1}$  as extracted from measurements on test capacitors fabricated on the same chips. An electron energy loss spectroscopy (EELS) transmission electron microscope (TEM) image of the smallest nanowire with a diameter of  $8 \pm 0.5$  nm is presented in Fig. 1(a) and the lateral geometry of the device is presented in Fig. 1(b). Fig. 2 also provides the TEM image of the 8 nm nanowire. The fabrication techniques and electronic properties of similar,

ungated, larger nanowires including the extraction of  $D_{it}$  have been published elsewhere [3], [32], [33].

The distance from source/drain contact to gate edge and Si channel is 4 and 5  $\mu\text{m}$  respectively. Si channel along with source-drain regions were implanted in a single step to  $4 \times 10^{19} \text{ cm}^{-3}$ . NiSi was used to form ohmic contacts, where each contact had a transfer resistance of 0.3  $\Omega\text{-mm}$ , sheet resistivity of 60  $\Omega/\text{m}^2$  and specific contact resistivity of  $1.5 \times 10^{19} \Omega\text{m}^2$ . Each contact was designed to have an area of  $5 \times 10^{10} \text{ m}^2$  and by combining a square with a triangle narrowing to the nanowire allowed to reduce the access resistance and resulting in each contact having an overall resistance of 3  $\Omega$ .

Samples were prepared for TEM analysis using standard ‘lift-out’ procedures on a FEI Nova Dualbeam Focused Ion Beam system. TEM and STEM were conducted on a JEOL ARM200cF instrument equipped with a cold field emission gun that was operated at 200 kV and a CEOS (probe) aberration corrector. EELS data were collected using a Gatan 965 Quantum ER spectrometer using the Dual EELS [34] and Spectrum Imaging [35] methodologies. Energy dispersive x-ray spectroscopy (EDS) was conducted simultaneously using a Bruker XFlash detector.

The dc current-voltage characteristics were measured using an Agilent B1500 semiconductor parameter analyser at room temperature (293 K) with a Cascade Microtech probe station. For the ac lock-in measurements a constant voltage setup was used consisting of a 77 Hz 0.1 V amplitude ac sinusoidal signal from an Agilent 33521A function generator with a voltage divider (10 M $\Omega$  and 1 k $\Omega$  resistors) and the current measured using a 1 k $\Omega$  resistor with a Stanford Research SR830 lock-in amplifier.

### III. EXPERIMENTAL RESULTS

The drain current as a function of gate voltage, measured for nanowires with three different diameters, is presented in Fig. 2. The nanowire diameters were measured by TEM, using the extent of the crystalline lattice observed in cross-section (see Fig. 2) and confirmed using scanning TEM EELS maps, which clearly distinguishes the Si nanowire core from its SiO<sub>2</sub> surroundings, as illustrated in Fig. 1(a). Only the smallest, 8 nm diameter nanowire demonstrated good transistor characteristics, where the gate has excellent electrostatic control of the channel and with  $I_{\text{on}}$  to  $I_{\text{off}}$  ratios above  $10^8$ . As the diameter of the nanowire increase to 16 nm then the  $I_{\text{on}}$  to  $I_{\text{off}}$  ratio reduces to  $\sim 250$  and for the 24 nm diameter nanowire  $I_{\text{on}}$  to  $I_{\text{off}}$  is only  $\sim 2.5$ . For larger nanowire diameter devices ( $> 40 \text{ nm}$ ), no significant change in the current with gate voltage was observed. The subthreshold slope for the 8 nm diameter nanowire was 66 mV/dec which is close to the theoretical minimum of 60 mV/dec at room temperature whilst the 16 nm diameter nanowire had a subthreshold slope of 570 mV/dec.

For the 8 nm diameter nanowire the change in threshold voltages extracted at 10 mV and 1.5 V (see Fig. 3) was 159 mV, allowing the drain induced barrier lowering (DIBL) to be extracted as 106 mV/V. This is a relatively high value and is attributed to the thick gate oxide observed in Fig. 1, in addition




Fig. 3. The experimentally recorded drain current,  $I_D$  as a function of gate voltage for the 8 nm Si nanowire for a range of drain currents from 5 mV to 1.5 V at 293 K.




Fig. 4. The transfer characteristics demonstrating the experimentally obtained drain current versus source-drain voltage for a range of gate voltages from 0 V to 1.2 V at 293 K.

to the fact that the Al gate is not completely wrapped around the nanowire. Indeed, the EELS map inset in Fig. 1(a) indicates that a void was around the underside of the nanowire rather than a complete wrap-around gate, probably due to resist not being completely developed before the Al gate was deposited (the black U-shaped region around the nanowire oxide). The Al gate directly contacts the nanowire oxide only at the top of the image. An optimised process will improve the DIBL performance in future devices and the simulations presented later in the paper will provide guidance over the required changes to improve performance.

Figs. 3 and 4 summarise the variations in nanowire drain current during operation. Fig. 3 presents the dependence on the gate voltage for a range of source-drain voltages,  $V_{DS}$  whilst Fig. 4 demonstrates the dependence on drain voltage for a range of gate voltages. The peak transconductance was extracted as 26.5  $\mu\text{S}$  (3.31 mS/ $\mu\text{m}$ ) at  $V_D = 1.2 \text{ V}$ . The raw current-voltage

data of Figs. 3 and 4 suggests that  $I_{on}$  is 2.7 times larger than that measured previously for 180 nm gate-length inversion mode Si nanowires with 5 nm diameter [24], although only by considering the gate overdrive voltage from a given  $I_{off}$  voltage can an accurate comparison with other results be made. Fig. 3 clearly demonstrates that a different metal with a work function higher than Al is required to achieve  $I_{off}$  at zero gate voltage. The threshold voltage as extracted by the transconductance to drain current ratio method is 0.18 V at  $V_D = 1.5$  V. Setting the  $I_{off}$  at 100 nA/ $\mu\text{m}$  with a gate overdrive of 0.5 V produces a drain current of 165  $\mu\text{A}/\mu\text{m}$  for the present 150 nm gate-length nanowires, which is relatively low compared to high mobility, 130 nm gate-length InAs devices with 601  $\mu\text{A}/\mu\text{m}$  [29].

For a junctionless transistor the channel is a doped semiconductor so when the device is switched on the drift mobility in the channel is derived from Ohms law with the Drude model in the relaxation time approximation using (1). A drift mobility of 109  $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ ; was extracted from the channel at  $V_G = V_D = 1.5$  V using the data in Fig. 2 and (1). Previous larger silicon nanowires in a Hall bar configuration measured with an ac constant current technique of 100 nA produced 70  $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$  [32] but those measurements had a geometrical uncertainty of a factor of two. The large experimental uncertainty in measuring the carrier densities in nanowires only allows these mobility results to be stated as comparable due to the large experimental geometrical uncertainty.

Comparing  $I_{off}$  at 100 nA/ $\mu\text{m}$  with a gate overdrive of 1.0 V, the present 150 nm gate-length nanowires have a drain current of 1.15 mA/ $\mu\text{m}$ , which is significantly higher than the 0.61 mA/ $\mu\text{m}$  measured previously from 25 nm gate-length Si MOSFETs [36] and the 0.62 mA/ $\mu\text{m}$  measured from 50 nm gate-length InGaAs MOSFETs [29]. Higher voltages provide even higher performance: for example,  $I_{off}$  at 10 pA/ $\mu\text{m}$  with a gate overdrive of 1.8 V, the present 150 nm gate-length nanowires have 2.52 mA/ $\mu\text{m}$  drain current. This is significantly higher than the 0.92 mA/ $\mu\text{m}$  from 80 nm gate-length high-voltage 3D trigate MOSFETs from a 22 nm system on chip commercial technology [19]. These results indicate that the present nanowires are better for higher voltage applications since the thick gate oxide and low mobility limits the low voltage performance.

#### IV. SIMULATIONS

All simulations in this study are carried out with the drift-diffusion (DD) module of the TCAD simulator GARAND [37]. In this particular case the DD approximation includes density-gradient quantum corrections (DG) [38]. Currently, in order to speed up the simulation, work is ongoing to calibrate the DG correction to the 2D Schrödinger-3D Poisson solver. The 2D Schrödinger solution for nanowires with smaller than 8 nm cross-section could provide a more accurate picture of the quantum confinement effects [39].

Fig. 5 compares the experiment and simulation results demonstrating that a good match between the experimental data and simulation results has been achieved. This good match between the experiment and the simulation is achieved by calibrating the electron mobility. The Masetti model is used to account for the




Fig. 5. A comparison between the experimental data (circles) and the simulation for  $V_{DS}$  of 1.0 V (green) and 0.005 V (blue).




Fig. 6. A 3D view of the nanowire showing the used materials: red is an Si channel, yellow is an  $\text{SiO}_2$  oxide and blue is a contact region.

doping dependence of the low field mobility [40], the Lombardi model accounts for surface acoustic limited mobility and surface roughness limited mobility [41], and the Caughey-Thomas field dependent mobility model is used to account for the saturation velocity [42]. Importantly, a correct calibration of the simulation results to the experimental data has been achieved not only for the low drain voltages but also for the high drain voltages. Small discrepancies, however, in the sub-threshold slope (SS) remain due to the fact that the 3D TCAD nanowire model is a smooth device without any source of statistical variability and oxide traps.

Fig. 6 presents the 3D graphical representation of the simulated device. The simulated structure has identical device dimension and material parameters as the experimental device. Our 3D TCAD model is a junctionless nanowire transistor (NWT) with an 8 nm cross section and a 150 nm channel (gate) length. Guided by the experimental TEM images, we have chosen a 16 nm  $\text{SiO}_2$   $\Omega$ -shaped gate oxide.

Fig. 7 shows a 2D cut through the middle of the device. As expected, the charge concentration increases as the gate voltage is increased. More importantly, it is visible from Fig. 7 that




Fig. 7. A cut through the middle of the nanowire showing the cross section of the device. The electron density is shown in the channel region. Yellow is SiO<sub>2</sub> and blue is the contact region at high drain  $V_D = 1.0$  V.




Fig. 8. The 3D electron density profile along the nanowire for  $V_{D,S} = 5$  mV. (a)  $V_g < V_T$ , (b)  $V_g = V_T$ , (c)  $V_g > V_T$ , and (d)  $V_g \gg V_T$ .

the charge transport is through the middle of the channel, far away from the Si/SiO<sub>2</sub> interface. This observation is consistent with the operational mode of junctionless devices [2], [43]. It is also consistent with interface roughness scattering not being the mobility limiting mechanism for these nanowires as was previously demonstrated with larger nanowires produced by the same process [32]. When the gate voltage is below  $V_T$ , the device is in a depletion mode. In the case when the gate voltage is well above  $V_T$ , the transistor is in a partial depletion state.




Fig. 9. The 3D electron density profile along the nanowire for  $V_{D,S} = 1.0$  V. (a)  $V_g = -0.5$  V, (b)  $V_g = 0.0$  V, (c)  $V_g = 0.5$  V, and (d)  $V_g = 1.0$  V.

Figs. 8 and 9 confirm the electron transport through the body of the channel. These figures demonstrate the electron charge distribution along the channel for different values of the gate voltage at low and high values, respectively. At the low gate biases the transistor is turned off due to an electrostatic pinch-off (see the top of Figs. 8 and 9). It is clear that the position of this pinch-off depends on the applied drain bias. At the high drain biases (see Fig. 9), the pinch-off region is close to the drain. On the contrary, at the low drain bias (see Fig. 8), the pinch-off is the middle of the device. At the high gate biases (see the bottom of Figs. 8 and 9), well above  $V_T$ , the device operates in flat-band conditions and, as a result, the current pathway is through the body of the transistor. As a result, we are confident that our simulation results not only can accurately reproduce the experimental  $I_D - V_G$  curves but they also accurately capture the underlying physics in junctionless nanowire devices.

At present the gate length is significantly larger than commercial devices which are presently below 20 nm gatelengths. From the experimental point of view, therefore, it is important to know what is the minimal gate length at which the device will still behaves as a transistor at a particular channel doping concentration. In this case our simulations can provide the most efficient way to explore the numerous combinations of channel doping concentration and gate length.

In order to answer the above question, what is the minimal gate length at which the device will still behaves as a transistor at a particular channel doping concentration, three different channel doping concentrations and five different gate lengths are considered. Fig. 10 reveals the  $I_D - V_G$  curves for junctionless nanowire devices with a doping concentration of  $1 \times 10^{19}$  cm<sup>-3</sup> for five different gate lengths. The channel length is kept at 150 nm long while the gate is symmetrically reduced from both ends of the device. For example, in the case of the 10 nm device, the gate is exactly in the middle of the channel covering only 10 nm of the 150 nm long nanowire body. The same




Fig. 10. The drain current vs. gate voltage for a channel doping density of  $1 \times 10^{19} \text{ cm}^{-3}$ ,  $V_D = 1.0 \text{ V}$  and Si NWT with a diameter of 8 nm for five different gate lengths: 10 nm, 25 nm, 50 nm, 100 nm, and 150 nm.




Fig. 11. Drain current vs. gate voltage for a channel doping density of  $4 \times 10^{19} \text{ cm}^{-3}$ ,  $V_D = 1.0 \text{ V}$  and Si NWT with a diameter of 8 nm for five different gate lengths: 10 nm, 25 nm, 50 nm, 100 nm, and 150 nm.

approach has been used for all other gate lengths where the gate is kept centered in the middle of the device.

Fig. 10, also demonstrates that for this particular doping concentration of  $1 \times 10^{19} \text{ cm}^{-3}$  transistor-like behaviour is observed all the way down to the 25 nm length gate. The devices with the 50, 100 and 150 nm gate lengths demonstrate good transistor-like behaviour with a SS of around 61 mV/dec and an  $I_{\text{on}}/I_{\text{off}}$  ratio of around  $10^8$ . The crossings of the  $I_D - V_G$  curves at around  $V_G = 1.0 \text{ V}$  occur due to the fact that when the gate length is decreased the wire behaves as a resistor. This can be compared to adding two resistors on both sides of the gate where the resistance increases with shortening the gate length.

Fig. 11 reveals similar conclusions to those presented in the previous paragraph for a set of devices where the doping concentration in the nanowire has been increased to  $4 \times 10^{19} \text{ cm}^{-3}$ . The transistors with the 10 and 25 nm gate length, however, have a worse  $I_{\text{on}}/I_{\text{off}}$  ratio in comparison to the same devices in Fig. 10. The reason being that the doping concentration is




Fig. 12. Drain current vs. gate voltage for a channel doping density of  $8 \times 10^{19} \text{ cm}^{-3}$ ,  $V_D = 1.0 \text{ V}$  and Si NWT with a diameter of 8 nm for five different gate lengths: 10 nm, 25 nm, 50 nm, 100 nm, and 150 nm.

increased from  $1 \times 10^{19} \text{ cm}^{-3}$  to  $4 \times 10^{19} \text{ cm}^{-3}$  which leads to an increase of  $V_T$ . All other devices, however, with the gate lengths of 150 nm, 100 nm and 50 nm show a value of the  $I_{\text{on}}/I_{\text{off}}$  ratio of at least  $10^7$ .

Fig. 12 shows results when the channel doping is further increased to  $8 \times 10^{19} \text{ cm}^{-3}$ . In this case both the 10 nm and 25 nm devices show almost perfect metallic behaviour with poor SS and little gate modulation. The 150 nm and 100 nm devices, however, keep the  $10^8 I_{\text{on}}/I_{\text{off}}$  ratio and an almost ideal SS. Hence, controlling the channel doping and the gate length is essential in order to maintain transistor-like behaviour with a good SS and  $I_{\text{on}}/I_{\text{off}}$  ratio. More importantly, our simulation demonstrate that all devices with gate length below 10 nm at various channel doping concentrations have a high leakage current and a low  $I_{\text{on}}/I_{\text{off}}$  ratio which cannot satisfy the criteria for scaling.

Improving the device behaviour and decreasing the gate length to below 25 nm can be achieved by introducing high-K materials in the oxide [19], [44]. This leads to a reduction of the effective equivalent oxide thickness (EOT) which in turn leads to an improvement of the electrostatic control of the channel. Indeed, this is clearly visible in Fig. 13 where the 16 nm oxide layer is compared to simulated devices where this oxide is split into two regions: an 8 nm  $\text{SiO}_2$  layer to maintain a low trap state density and 8 nm high-K layer to provide better electrostatic control. Both  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  high-K materials have been modelled and the results compared in Fig. 13. Introducing the high-K material improves the leakage current significantly and shifts the voltage threshold ( $V_T$ ) to higher gate voltages in comparison to the pure  $\text{SiO}_2$  gate oxide material. Also, the device with the highest dielectric constant ( $\text{HfO}_2$ ) has the lowest leakage current and the highest voltage threshold ( $V_T$ ).

As a next step, it is important to analyse the behaviour of the transistors with various gate-lengths when the EOT of the oxide is significantly reduced to allow the gate-length to be scaled below 10 nm. Fig. 14 investigates a range of gate-lengths down to 5 nm when an EOT of 1 nm is achieved using 0.5 nm of




Fig. 13. Drain current vs. gate voltage. Comparison of the experiment and simulation results for a channel doping density of  $1 \times 10^{19} \text{ cm}^{-3}$ ,  $V_D = 1.0 \text{ V}$  and Si NWT with a diameter of 8 nm for three types of oxide layers.




Fig. 14. Drain current vs. gate voltage for a channel doping density of  $1 \times 10^{19} \text{ cm}^{-3}$ ,  $V_D = 1.0 \text{ V}$  and Si NWT with a diameter of 8 nm for three different gate lengths: 5 nm, 7 nm, and 10 nm with three different oxide thicknesses: 16 nm  $\text{SiO}_2$ , 8 nm  $\text{SiO}_2 + 8 \text{ nm HfO}_2$  and 0.5 nm  $\text{SiO}_2 + 3 \text{ nm HfO}_2$ .

$\text{SiO}_2$  to reduce the interface state density and 3 nm of the high K material  $\text{HfO}_2$ . Fig. 14 reveals an important conclusion that even for the transistor with the shortest gate-lengths of 5 nm, 7 nm and 10 nm, it is possible to turn the device on and off when the  $\text{HfO}_2$  is added. All devices demonstrate good SS close to the theoretical minima of 60 mV/dec and the  $I_{\text{on}}/I_{\text{off}}$  ratio is greater than  $10^8$ . Hence, introducing the high-K material and decreasing the EOT could indeed improve significantly the device behaviour and allow the technology to be scaled down at least 5 nm gate-lengths.

## V. CONCLUSION

In this paper we report an investigation of junctionless devices from the experimental and computational point of view. Based on our work we can conclude that the junctionless device with an 8 nm cross section and a 150 nm gate length demonstrate

excellent transistor-like behaviour with a SS of 66 mV/dec and a  $10^8 I_{\text{on}}/I_{\text{off}}$  ratio. The gate length can be scaled down comfortably to 50 nm and the wire still retains properties of a good transistor. In order to scale the devices down to 10 nm at this particular cross-section of 8 nm, the only option is to introduce a high-K material as an oxide. Other possible options to improve the device performance is to either decrease the cross-section of the nanowire or to reduce the EOT by decreasing the physical thickness of the  $\text{SiO}_2$  and the high-K oxide. Indeed, such experimental and computational work is under investigation. At present the variability and reliability issues in such ultra-scaled junctionless nanowire transistors has yet to be studied and this will be the topic of future investigations.

## ACKNOWLEDGMENT

The authors would like to thank the staff at the James Watt Nanofabrication Centre in Glasgow for help in the fabrication of the devices.

## REFERENCES

- [1] J. Appenzeller, J. Knoch, M. Bjork, H. Riel, H. Schmid, and W. Riess, "Toward nanowire electronics," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2827–2845, Nov. 2008.
- [2] J.-P. Colinge *et al.*, "Nanowire transistors without junctions," *Nature Nanotechnol.*, vol. 5, no. 3, pp. 225–229, 2010. [Online]. Available: <http://dx.doi.org/10.1038/nnano.2010.15>
- [3] C. Busche *et al.*, "Design and fabrication of memory devices based on nanoscale polyoxometalate clusters," *Nature*, vol. 515, no. 7528, pp. 545–549, Nov. 2014. [Online]. Available: <http://dx.doi.org/10.1038/nature13951>
- [4] B. Tian *et al.*, "Coaxial silicon nanowires as solar cells and nanoelectronic power sources," *Nature*, vol. 449, no. 7164, pp. 885–889, Oct. 2007. [Online]. Available: <http://dx.doi.org/10.1038/nature06181>
- [5] A. I. Boukai, Y. Bunimovich, J. Tahir-Kheli, J. K. Yu, W. A. Goddard, and J. R. Heath, "Silicon nanowires as efficient thermoelectric materials," *Nature*, vol. 451, no. 7175, pp. 168–171, 2008.
- [6] G. Zheng, F. Patolsky, Y. Cui, W. U. Wang, and C. M. Lieber, "Multiplexed electrical detection of cancer markers with nanowire sensor arrays," *Nature Biotechnol.*, vol. 23, no. 10, pp. 1294–1301, Oct. 2005. [Online]. Available: <http://dx.doi.org/10.1038/nbt1138>
- [7] H. Park *et al.*, "Filter-free image sensor pixels comprising silicon nanowires with selective colour absorption," *Nano Lett.*, vol. 14, no. 4, pp. 1804–1809, 2014.
- [8] S. Nadj-Perge, S. M. Frolov, E. P. A. M. Bakkers, and L. P. Kouwenhoven, "Spin-orbit qubit in a semiconductor nanowire," *Nature*, vol. 468, no. 7327, pp. 1084–1087, Dec. 2010. [Online]. Available: <http://dx.doi.org/10.1038/nature09682>
- [9] Y. Taur *et al.*, "CMOS scaling into the nanometer regime," *Proc. SPIE*, vol. 85, no. 4, pp. 486–504, Apr. 1997.
- [10] A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, "Simulation of intrinsic parameter fluctuations in decanometer and nanometer-scale MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 9, pp. 1837–1852, Sep. 2003.
- [11] A. Asenov *et al.*, "Variability aware simulation based design-technology cooptimization (DTCO) flow in 14 nm finfet/sram cooptimization," *IEEE Trans. Electron. Devices*, vol. 62, no. 6, pp. 1682–1690, Jun. 2015.
- [12] K. J. Kuhn, "Considerations for ultimate CMOS scaling," *IEEE Trans. Electron. Devices*, vol. 59, no. 7, pp. 1813–1828, Jul. 2012.
- [13] H. Wong, D. Frank, and P. Solomon, "Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFETs at the 25 nm channel length generation," in *Proc. Int. Electron Devices Meet.*, 1998, vol. 98, pp. 407–410.
- [14] D. Esseni, M. Mastrapasqua, G. K. Celler, C. Fiegna, L. Selmi, and E. Sangiorgi, "An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate mode," *IEEE Trans. Electron Devices*, vol. 50, no. 3, pp. 802–808, Mar. 2003.
- [15] J.-P. Colinge, *The SOI MOSFET: From Single Gate to Multigate*. Boston, MA, USA: Springer, 2008, pp. 1–48.

- [16] F. Gámiz, A. Godoy, C. Sampedro, N. Rodríguez, and F. Ruiz, "Monte carlo simulation of low-field mobility in strained double gate SOI transistors," *J. Comput. Electron.*, vol. 7, no. 3, pp. 205–208, 2008. [Online]. Available: <http://dx.doi.org/10.1007/s10825-007-0163-5>
- [17] D. Hisamoto *et al.*, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm," *IEEE Trans. Electron Devices*, vol. 47, no. 12, pp. 2320–2325, Dec. 2000.
- [18] X. Wang, A. R. Brown, B. Cheng, and A. Asenov, "Statistical variability and reliability in nanoscale finfets," in *Proc. 2011 IEEE Int. Electron Devices Meet.*, Dec. 2011, pp. 5.4.1–5.4.4.
- [19] C.-H. Jan *et al.*, "A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications," in *Proc. Int. Electron Devices Meet.*, Dec. 2012, vol. 12, pp. 44–47.
- [20] X. Wang *et al.*, "Interplay between process-induced and statistical variability in 14-nm cmos technology double-gate SOI finfets," *IEEE Trans. Electron Devices*, vol. 60, no. 8, pp. 2485–2492, Aug. 2013.
- [21] P. L. Yang, T. B. Hook, P. J. Oldiges, and B. B. Doris, "Vertical slit fet at 7-nm node and beyond," *IEEE Trans. Electron Devices*, vol. 63, no. 8, pp. 3327–3334, Aug. 2016.
- [22] J.-T. Park, J. Colinge, and C. Diaz, "Pi-gate SOI MOSFET," *IEEE Electron Device Lett.*, vol. 22, no. 8, pp. 405–406, Aug. 2001.
- [23] F. Yang *et al.*, "25 nm CMOS omega FETs," in *Proc. Int. Electron Devices Meet.*, 2002, vol. 2, pp. 255–258.
- [24] N. Singh *et al.*, "High-performance fully depleted silicon nanowire (diameter  $\leq 5$  nm) gate-all-around CMOS devices," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, May 2006.
- [25] A. Asenov *et al.*, "Nanowire transistor solutions for 5nm and beyond," in *Proc. 2016 17th Int. Symp. Qual. Electron. Design.*, Mar. 2016, pp. 269–274.
- [26] W. Lu and C. M. Lieber, "Semiconductor nanowires," *J. Phys. D Appl. Phys.*, vol. 39, no. 21, pp. R387–R406, Nov. 7 2006.
- [27] E. Abrahams, P. W. Anderson, D. C. Licciardello, and T. V. Ramakrishnan, "Scaling theory of localization: Absence of quantum diffusion in two dimensions," *Phys. Rev. Lett.*, vol. 42, pp. 673–676, Mar. 1979. [Online]. Available: <http://link.aps.org/doi/10.1103/PhysRevLett.42.673>
- [28] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, "First experimental demonstration of gate-all-around III–V MOSFETs by top-down approach," in *Proc. Int. Electron Devices Meet.*, 2011, vol. 11, pp. 769–773.
- [29] S. W. Chang *et al.*, "InAs N-MOSFETs with record performance of  $I_{on} = 600 \mu A/\mu m$  at  $I_{off} = 100 nA/\mu m$  ( $V_d = 0.5 V$ )," in *Proc. Int. Electron Devices Meet.*, 2013, vol. 13, pp. 417–420.
- [30] P. P. Edwards and M. J. Sienko, "Universality aspects of the metal-nonmetal transition in condensed media," *Phys. Rev. B*, vol. 17, pp. 2575–2581, Mar. 1978. [Online]. Available: <http://link.aps.org/doi/10.1103/PhysRevB.17.2575>
- [31] M. T. Bjork, H. Schmid, J. Knoch, H. Riel, and W. Riess, "Donor deactivation in silicon nanostructures," *Nature Nanotechnol.*, vol. 4, no. 2, pp. 103–107, 2009. [Online]. Available: <http://dx.doi.org/10.1038/nnano.2008.400>
- [32] M. M. Mirza *et al.*, "Determining the electronic performance limitations in top-down-fabricated Si nanowires with mean widths down to 4 nm," *Nano Lett.*, vol. 14, no. 11, pp. 6056–6060, 2014, pMID: 25299791. [Online]. Available: <http://dx.doi.org/10.1021/nl5015298>
- [33] M. M. Mirza *et al.*, "Nanofabrication of high aspect ratio ( $\sim 50:1$ ) sub-100nm silicon nanowires using inductively coupled plasma etching," *J. Vacuum Sci. Technol. B*, vol. 30, no. 6, 2012, Art. no. 06FF02. [Online]. Available: <http://scitation.aip.org/content/avs/journal/jvstb/30/6/10.1116/1.4755835>
- [34] J. Scott *et al.*, "Near-simultaneous dual energy range EELS spectrum imaging," *Ultramicroscopy*, vol. 108, no. 12, pp. 1586–1594, 2008. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0304399108001629>
- [35] J. Hunt and D. Williams, "Electron energy-loss spectrum-imaging," *Ultramicroscopy*, vol. 38, no. 1, pp. 47–73, 1991. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/030439919101081>
- [36] A. Majumdar *et al.*, "Room-temperature carrier transport in high-performance short-channel silicon nanowire MOSFETs," in *Proc. Int. Electron Devices Meet.*, 2012, vol. 12, pp. 179–183.
- [37] Oct. 2016. [Online]. Available: <http://www.goldstandardsimulations.com/>
- [38] A. Asenov *et al.*, "Simulation of statistical variability in nano-CMOS transistors using drift-diffusion, Monte Carlo and non-equilibrium green's function techniques," *J. Comput. Electron.*, vol. 8, no. 3, 2009. [Online]. Available: <http://dx.doi.org/10.1007/s10825-009-0292-0>
- [39] Y. Wang *et al.*, "Simulation study of the impact of quantum confinement on the electrostatically driven performance of n-type nanowire transistors," *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3229–3236, Oct. 2015.
- [40] G. Masetti, M. Severi, and S. Solmi, "Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon," *IEEE Trans. Electron Devices*, vol. 30, no. 7, pp. 764–769, Jul. 1983.
- [41] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices," *IEEE Trans. Computer-Aided Design Integr. Circuits Syst.*, vol. 7, no. 11, pp. 1164–1171, Nov. 1988.
- [42] D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," *Proc. IEEE*, vol. 55, no. 12, pp. 2192–2193, Dec. 1967.
- [43] C.-W. Lee *et al.*, "Low subthreshold slope in junctionless multigate transistors," *Appl. Phys. Lett.*, vol. 96, no. 10, 2010. [Online]. Available: <http://scitation.aip.org/content/aip/journal/apl/96/10/10.1063/1.3358131>
- [44] B. R. Dorvel *et al.*, "Silicon nanowires with high-k hafnium oxide dielectrics for sensitive detection of small nucleic acid oligomers," *ACS Nano*, vol. 6, no. 7, pp. 6150–6164, 2012, pMID: 22695179. [Online]. Available: <http://dx.doi.org/10.1021/nn301495k>



**Vihar P. Georgiev** (M'12) received the Ph.D. degree in computational chemistry from the University of Oxford, Oxford, U.K., in 2011. He is currently a Lecturer at the University of Glasgow, Glasgow, U.K., and a Deputy Group of Device Modeling Group at the University of Glasgow. His research interests include device modeling, molecular electronics, quantum chemistry, and quantum technology.



**Muhammad M. Mirza** received the Ph.D. degree from the University of Glasgow, Glasgow, U.K., in 2015. His research interests include the fabrication and characterisation of Si nanowires for transistors, flash memories, and current standards.



**Alexandru-Iustin Dochioiu** is currently working toward the Undergraduate degree at University of Glasgow, Glasgow, U.K. He is currently working with the Device Modeling Group, University of Glasgow. His current research interest focus device modeling of nanowire transistors.



**Fikru Adamu-Lema** received the Ph.D. degree in electronics engineering from the University of Glasgow, Glasgow, U.K., in 2006. He is currently working with the Device Modeling Group, University of Glasgow. His current research interests include reliability models and statistical simulation study of nanoscale MOSFET devices.





**Salvatore M. Amoroso** (S'10–M'12) received the Ph.D. degree in electronics engineering from the Politecnico di Milano, Milan, Italy, in 2012. He was an Associate Researcher in the Department of Electronics, University of Glasgow, Glasgow, U.K., from 2012 to 2014. He was Model Development Executive at Gold Standard Simulations Ltd., Glasgow, from 2014 to 2016. He is currently a R&D Senior Engineer at Synopsys Inc., Glasgow.



**Donald A. MacLaren** is currently a Lecturer in the School of Physics and Astronomy, University of Glasgow, Glasgow, U.K. His research interest focuses on nanostructure characterization using advanced techniques including transmission electron microscopy.



**Ewan Towie** received the B.Eng. degree in electronics and software engineering and the Ph.D. degree from the University of Glasgow, Glasgow, U.K., in 2004 and 2009, respectively. He was a member of the Device Modeling Group with the School of Engineering, University of Glasgow, from 2009 to 2013. He was Model Development Executive at Gold Standard Simulations Ltd., Glasgow, from 2013 to 2016. He is currently a R&D Senior Engineer at Synopsys Inc., Glasgow.



**Asen Asenov** (M'96–SM'05–F'11) received the Ph.D. degree in solid state physics from the Bulgarian Academy of Science, Sofia, Bulgaria, in 1989. He is the James Watt professor of electrical engineering at University of Glasgow and an former CEO of Gold Standard Simulations, Ltd., now part of Synopsys.



**Craig Riddet** received the Ph.D. degree in semiconductor device modeling from the University of Glasgow, Glasgow, U.K., in 2008. He was a member of the Device Modeling Group with the School of Engineering, University of Glasgow, from 2008 to 2013. He was Model Development Executive at Gold Standard Simulations Ltd., Glasgow, from 2013 to 2016. He is currently a R&D Senior Engineer at Synopsys Inc., Glasgow.



**Douglas J. Paul** (M'00–SM'05) is a Professor of Semiconductor Devices at Glasgow and was the Director of the James Watt Nanofabrication Centre, Glasgow, U.K., from 2010 to 2015. His research interests include nanofabrication, nanoelectronics, Si photonics, energy harvesting, and quantum technology. He currently has an EPSRC Quantum Technology Fellowship and won the Institute of Physics President's Medal in 2014.