

# 3-D Finite Element Monte Carlo Simulations of Scaled Si SOI FinFET With Different Cross Sections

Daniel Nagy, Muhammad A. Elmessary, Manuel Aldegunde, Raul Valin, Antonio Martinez, Jari Lindberg, Wulf G. Dettmer, Djordje Perić, Antonio J. García-Loureiro, and Karol Kalna

**Abstract**—Nanoscaled Si SOI FinFETs with gate lengths of 12.8 and 10.7 nm are simulated using 3-D finite element Monte Carlo (MC) simulations with 2-D Schrödinger-based quantum corrections. These nonplanar transistors are studied for two cross sections: rectangular-like and triangular-like, and for two channel orientations:  $\langle 100 \rangle$  and  $\langle 110 \rangle$ . The 10.7-nm gate length rectangular-like FinFET is also simulated using the 3-D nonequilibrium Green's functions (NEGF) technique and the results are compared with MC simulations. The 12.8 and 10.7 nm gate length rectangular-like FinFETs give larger drive currents per perimeter by about 33–37% than the triangular-like shaped but are outperformed by the triangular-like ones when normalised by channel area. The devices with a  $\langle 100 \rangle$  channel orientation deliver a larger drive current by about 11% more than their counterparts with a  $\langle 110 \rangle$  channel when scaled to 12.8 nm and to 10.7 nm gate lengths.  $I_D - V_G$  characteristics obtained from the 3-D NEGF simulations show a remarkable agreement with the MC results at low drain bias. At a high drain bias, the NEGF overestimates the on-current from about  $V_G - V_T = 0.3$  V because the NEGF simulations do not include the scattering with interface roughness and ionized impurities.

**Index Terms**—Cross-section shapes, FinFET, Monte Carlo simulations, nonequilibrium Green's functions (NEGF) simulations.

## I. INTRODUCTION

NONPLANAR multigate transistors like FinFETs [1] are the leading solutions for the sub-22 nm digital technology [2]. Further scaling of FinFETs requires a realistic assessment of device performance, which is strongly affected by the exact device geometry and architecture [3]. However, the 3-D geometry

Manuscript received January 2, 2014; revised October 15, 2014; accepted October 22, 2014. Date of publication November 5, 2014; date of current version January 6, 2015. This work was supported by the Engineering and Physical Sciences Research Council under Grant EP/I010084/1. The review of this paper was arranged by Associate Editor Avik.

D. Nagy, M. Aldegunde, R. Valin, A. Martinez, and K. Kalna are with the Electronic Systems Design Centre, College of Engineering, Swansea University, Swansea SA2 8PP, U.K. (e-mail: D.Nagy.49182@swansea.ac.uk; m.a.aldegunderodriguez@swansea.ac.uk; R.ValinFerreiro@swansea.ac.uk; A.E.Martinez@swansea.ac.uk; k.kalna@swansea.ac.uk).

M. A. Elmessary is with the Electronic Systems Design Centre, College of Engineering, Swansea University, Swansea SA2 8PP, U.K., and also with the Engineering Mathematics and Physics Department, Faculty of Engineering, Mansoura University, Mansoura 35516, Egypt (e-mail: moh\_elmessary@hotmail.com).

J. Lindberg is with the H. H. Wills Physics Laboratory, University of Bristol, Bristol BS8 1TL, U.K. (e-mail: j.j.lindberg@swansea.ac.uk).

W. G. Dettmer and D. Perić are with the Zienkiewicz Centre for Computational Engineering, College of Engineering, Swansea University, Swansea SA2 8PP, U.K. (e-mail: w.g.dettmer@swansea.ac.uk; d.peric@swansea.ac.uk).

A. J. García-Loureiro is with the Centro de Investigación en Tecnologías da Información, Universidade de Santiago de Compostela, 15782 Santiago de Compostela, Spain (e-mail: antonio.garcia.loureiro@usc.es).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TNANO.2014.2367095




Fig. 1. Schematic of the 12.8/10.7 nm gate length. (a) Rectangular and (b) triangular shape  $n$ -channel SOI Si FinFET. Dimensions and parameters are summarized in Table I.

of all nonplanar transistors brings new challenges for physically based device modeling like ensemble Monte Carlo (MC)[4], since these nanoscale devices exhibit unique shapes created by fabrication processes [5]. These irregular geometries can be accurately described by the 3-D finite element (FE) method.

In this study, we report on the device performance of nanoscale  $n$ -channel Si SOI FinFETs scaled to gate lengths of 12.8 and 10.7 nm following the ITRS [6]. The investigation includes 1) two different shapes of the scaled transistors: rectangular-like [see Fig. 1(a)] and triangular-like [7] [see Fig. 1(b)] with rounded corners [8], and 2) two different channel orientations:  $\langle 100 \rangle$  and  $\langle 110 \rangle$ . The devices are simulated using a novel 3-D FE MC toolbox with quantum corrections based on 2-D FE solutions of the Schrödinger equation [9] capable of an accurate prediction of the 3-D transistor performance. These simulations are accompanied with 3-D nonequilibrium Green's functions (NEGF) simulations [10], [11] which include dissipative processes (phonon scattering). The dissipative NEGF simulations are carried out for the rectangular cross section 10.7-nm gate length FinFET in order to study the effect of source-to-drain tunneling on its subthreshold characteristics and the on-set of on-current.

## II. MONTE CARLO SIMULATIONS WITH SCHRÖDINGER EQUATION-BASED QUANTUM CORRECTIONS

The performance of nanoscale  $n$ -channel FinFETs is predicted using an in-house-developed 3-D FE self-consistent ensemble MC simulation toolbox described in details elsewhere [8], [9]. However, we briefly summarize core features of the




Fig. 2. Isosurface of the electron density from the 3-D MC at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V and 2-D slices for the Schrödinger solver across the channel in the 10.7-nm gate length rectangular shape FinFET.

toolbox, especially those which are different to other 3-D MC simulation codes and relevant to the investigated devices. The simulation process starts with a solution of the 3-D self-consistent drift-diffusion (DD) transport model. The motivation for the initial DD presimulation is twofold: 1) accurate simulation of deep subthreshold and 2) obtaining an initial solution for the MC to speed up the simulation process. The FE MC simulation process then continues with transport process (free flights and scatterings), Poisson equation solution, and quantum corrections performed at every time step. The 3-D FE MC toolbox with FE density gradient (DG)-based quantum corrections [8] demonstrated an excellent agreement with experimental  $I_D - V_G$  characteristics for the 25-nm gate length SOI FinFET [12], justifying its accuracy. The drawback of the DG is that it requires a calibration which can be impossible for complex transistor geometries. However, a new 3-D FE MC toolbox with Schrödinger-based quantum corrections [9] has no need for any parameter calibration [13]. A 3-D FE mesh of the device under investigation contains predefined 2-D planes perpendicular to the transport direction  $x$ , where the cross section is constrained to conform with a 2-D triangular mesh, as illustrated in Fig. 2. Those are used to extract a 2-D electrostatic potential,  $V(y, z)$ , from the 3-D electrostatic potential  $V(\mathbf{r})$  where  $\mathbf{r} \equiv (\mathbf{x}, \mathbf{y}, \mathbf{z})$ . The 2-D potential is then used to solve a 2-D time-independent Schrödinger equation

$$-\frac{\hbar^2}{2} \nabla_{\perp} \cdot [(\mathbf{m}^*)^{-1} \cdot \nabla_{\perp} \psi(\mathbf{y}, \mathbf{z})] + U(y, z)\psi(y, z) = E\psi(y, z) \quad (1)$$

where  $E$  is the energy,  $(\mathbf{m}^*)^{-1}$  is the inverse effective mass tensor, the subscript  $\perp$  refers to the transverse coordinates  $y$  and  $z$ ,  $\psi(y, z)$  is the wave function penetrating into the surrounding oxide, and  $U(y, z) = -[qV(y, z) + \chi(y, z)]$  is the potential energy with  $\chi(y, z)$  being the electron affinity. The 2-D quantum density  $n_q$ , calculated from the eigenstates and energies of (1), is then interpolated onto the 3-D simulation domain to obtain the quantum correction potential as [9], [13]

$$V_{qc}(r) = (k_B T/q) \log [n_q(\mathbf{r})/n_{ien}(\mathbf{r})] - V(\mathbf{r}) + \phi_n(\mathbf{r}) \quad (2)$$

TABLE I  
DEVICE DIMENSIONS AND PARAMETERS: PHYSICAL GATE LENGTH ( $L_g$ ), FINFET HEIGHT AND WIDTH, EQUIVALENT OXIDE THICKNESS (EOT), STANDARD DEVIATION FOR GAUSSIAN  $n$ -DOPING IN SOURCE/DRAIN ( $\sigma_x$ ), CIRCUMFERENCE/PERIMETER OF THE SI  $n$ -CHANNEL UNDER THE GATE, AND AREA OF THE SI  $n$ -CHANNEL

Technology [nm]	Rectangular		Triangular	
	16	11	16	11
$L_g$ [nm]	12.8	10.7	12.8	10.7
Height [nm]	18	15	21.21	17.67
Width [nm]	7	5.8	7	5.8
EOT [nm]	0.67	0.62	0.67	0.62
$\sigma_x$ [nm]	4.13	3.45	4.13	3.45
Perimeter [nm]	43	35.8	43	35.8
Area [ $\text{nm}^2$ ]	126	87	74	51




Fig. 3. Cross sections of doping profiles along the transport  $x$ -direction for the 12.8 and 10.7 nm gate length FinFETs.

where  $n_{ien}(\mathbf{r})$  is the effective intrinsic carrier concentration and  $\phi_n(\mathbf{r})$  is the quasi-Fermi potential for electrons. The particles are moved in the quantum-corrected potential according to [13]

$$d\mathbf{k}/dt = (q/\hbar) \nabla [V(\mathbf{r}) + V_{qc}(\mathbf{r})]. \quad (3)$$

Fig. 2 shows the isosurface of the density for the 10.7-nm device at  $V_G - V_T = 0.7$  V and drain bias of 0.7 V. For the 2-D-Schrödinger solver, the rectangular-shaped devices had 21 slices distributed with more slices at the gate and the triangular shaped devices had 25 slices evenly distributed along the transport direction.

The MC engine in the 3-D FE simulation toolbox uses a non-parabolic anisotropic model [14], all Si-related electron scattering mechanisms are included: scattering with acoustic and nonpolar optical phonons (intravalley and intervalley) [4], [15], ionised impurity scattering using the third body exclusion by Ridley [16], [17], and interface roughness (IR) scattering using Ando's model [18]. More details on the 3-D FE MC device simulation tool can be found in [8], [9], [19].

The SOI FinFETs are scaled to gate lengths of 12.8 and 10.7 nm following the ITRS [6]. Table I lists the dimensions of the scaled FinFETs with both rectangular-like and triangular-like cross sections. Finally, Fig. 3 shows the Gaussian-like doping profile cut-lines along the transport direction of the two scaled transistors which were adapted from the 25-nm gate length Si SOI FinFET [8].

Source-to-drain tunneling might deteriorate subthreshold characteristics of multigate transistors with a gate length around 10 nm [20]. Therefore, we have employed a 3-D NEGF




Fig. 4. Subthreshold  $I_D - V_G$  characteristics for both shapes of the 12.8-nm gate length FinFETs. The inset magnifies the slope in a deep subthreshold region (3-D DD).




Fig. 5. Subthreshold  $I_D - V_G$  characteristics for both shapes of the 10.7-nm gate length FinFETs. The inset magnifies the slope in a deep subthreshold region (3-D DD).

simulation toolbox [11] to investigate the  $I-V$  characteristics of the shortest gate length transistor, a 10.7-nm gate length FinFET, and compare them with the results from the MC simulations. This 3-D finite volume quantum transport simulator implements the mode-space approach of the NEGF formalism [21], [22] including dissipative energy processes like all relevant electron–phonon interactions. The 3-D nonlinear Poisson equation is solved self-consistently with the equations of the NEGF model as described in details elsewhere [11].

### III. SCALED SI SOI FINFETS

The subthreshold regions of the two scaled FinFETs are initially investigated using a 3-D FE DD transport approach without quantum corrections. The initial DD simulations are employed to investigate electrostatic integrity of the nonplanar transistors because the ensemble MC is too noisy in the subthreshold region to accurately calculate very small currents. The FE DD simulations can predict well the subthreshold slopes (SS) of devices with various cross-section shapes but cannot take into account a channel orientation as well as any source-to-drain tunneling which will be investigated with a quantum transport technique, the NEGF method.

Figs. 4 and 5 show  $I_D - V_G$  characteristics on logarithmic scale at low (0.05 V) and high (0.7 V) drain biases comparing rectangular-like and triangular-like cross sections for the 12.8 and the 10.7 nm gate length devices, respectively, obtained from

TABLE II  
THRESHOLD VOLTAGE ( $V_T$ ) AND SUBTHRESHOLD SLOPE (SS) FOR DRAIN BIASES OF 0.05 V (LOW) AND 0.7 V (HIGH) FROM THE DD {FROM THE NEGF}, DIBL FROM DD AND FROM MC, AND DRIVE CURRENTS ( $I_{MC}^{(channel orientation)}$ ) FOR TRIANGULAR AND RECTANGULAR FINFETS

Technology [nm]	Rectangular		Triangular	
	16	11	16	11
$V_T$ [V]	0.2	0.2 {0.26}	0.2	0.2
$SS_{LOW}$ [mV/dec]	71	70 {72}	66	66
$SS_{HIGH}$ [mV/dec]	72	71 {78}	67	66
DIBL [mV/V]	58	56 {77}	34	34
$DIBL_{MC}^{(100)}$ [mV/V]	66	65	61	60
$DIBL_{MC}^{(110)}$ [mV/V]	71	65	64	64
$I_{MC}^{(100)}$ [ $\mu A/\mu m$ ]	1853	1930	1393	1436
$I_{MC}^{(110)}$ [ $\mu A/\mu m$ ]	1660	1749	1243	1290




Fig. 6.  $I_D - V_G$  characteristics at  $V_D = 50$  mV with a gate length of 12.8 nm for the triangular (TRI) and rectangular (REC) shape FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations (3-D MC).

these DD simulations. The inset in both figures magnifies the deep subthreshold region. The SS values are listed in Table II. The SS values for the rectangular-like devices are about 70–72 mV/dec and, for the triangular-like ones, the SS is nearly ideal, ~66 mV/dec, for both gate lengths. The better SS in the triangular-like transistors is due to the accumulation of carriers at the top of the device channel where the gate has a better control over the charge. Note that the differences between high and low drain bias for both cross sections are negligible. In addition, Table II compares the threshold voltage, the DIBL from 3-D DD, 3-D NEGF [11] and 3-D FE ensemble MC simulations and lists the drive currents from the 3-D MC for scaled triangular and rectangular devices with two channel orientations.

The 3-D FE MC with 2-D Schrödinger-based quantum corrections was employed to obtain the current in the operational region. Figs. 6 and 7 show the  $I_D - V_G$  characteristics on logarithmic and linear scales at a low drain bias of 0.05 V for the 12.8 and 10.7 nm gate lengths, respectively. The figures also compare the different cross sections with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations. The drain current is normalized to the gate perimeter (see Table I). Note that the value of a very small current obtained from monitoring in MC simulations at  $V_G = 0$  V becomes visibly affected by statistical errors inherent to the MC technique [23]. In the case of  $\langle 100 \rangle$  channel orientation, the drain current is always larger compared to the  $\langle 110 \rangle$  orientation




Fig. 7.  $I_D - V_G$  characteristics at  $V_D = 50$  mV with a gate length of 10.7 nm for the triangular (TRI) and rectangular (REC) shape FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations (3-D MC).




Fig. 8.  $I_D - V_G$  characteristics at  $V_D = 0.7$  V with gate length 12.8 nm for the triangular (TRI) and rectangular (REC) shape FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations (3-D MC).

for both gate lengths and cross sections as expected due to a higher mobility of electrons in the  $\langle 100 \rangle$  crystallographic orientation. At a gate voltage overdrive of 0.7 V, the drain current is  $\sim 14\%$  larger in the  $\langle 100 \rangle$  channel device than in that with the  $\langle 110 \rangle$  channel orientation. The scaling from a gate length of 12.8 to 10.7 nm will increase the drive current about 3% for the rectangular and 1% for the triangular cross sections. The 12.8 and the 10.7 nm gate length rectangular-like devices with both channel orientations have 61% and 65% more drain current than the triangular-like cross-section devices with the respective gate lengths. The subthreshold region simulations using the 3-D FE MC with quantum corrections also suggest that the different quantum confinement could lead to a deterioration of the subthreshold slope with the scaling of the transistors.

The  $I_D - V_G$  characteristics at a high drain bias of 0.7 V for the 12.8 and 10.7 nm gate length devices are shown in Figs. 8 and 9, respectively, again for both orientations and both cross sections. The difference between the drain current for  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations are slightly reduced (10%) compared to the difference at the low drain bias. The difference for the drive currents between the 12.8 and 10.7 nm device is increased to 5% and 2% for the rectangular and triangular cross-sections, respectively, when compared to low drain bias. The rectangular-like cross-section devices have a 33–37% more current (normalized per perimeter) than the triangular-like ones for both scaled gate lengths of 12.8 and 10.7 nm despite the




Fig. 9.  $I_D - V_G$  characteristics at  $V_D = 0.7$  V with gate length 10.7 nm for the triangular (TRI) and rectangular (REC) shape FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations (3-D MC).




Fig. 10. Average electron velocity along the  $\langle 100 \rangle$  channel at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V for the 12.8-nm gate length rectangular-like and triangular-like FinFETs (3-D MC). The zero is set in the middle of the gate.




Fig. 11. Average electron velocity along the  $\langle 100 \rangle$  channel at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V for the 10.7-nm gate length rectangular-like and triangular-like FinFETs (3-D MC). The zero is again set in the middle of the gate.

devices having the same perimeter. The larger drain current is due to a larger area of the rectangular-like cross-section channels compared to the triangular-like cross-sections which can be understood from Figs. 12 and 13 showing current normalised per area and discussed later.

Figs. 10 and 11 compare the average electron velocity along the  $\langle 100 \rangle$  channel of the 12.8 and 10.7 nm gate length FinFETs, respectively. The electron velocity in the triangular-like cross-section transistor, in the region controlled by the gate (the effective channel), is consistently lower due to an enhanced IR and phonon scattering (despite a better confinement indicated by a higher velocity in the source/drain regions) when compared to




Fig. 12.  $I_D - V_G$  at  $V_D = 0.7$  V using a normalised-to-area current for the triangular-like and rectangular-like 12.8-nm FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations.




Fig. 13.  $I_D - V_G$  at  $V_D = 0.7$  V using a normalised-to-area current for the triangular-like and rectangular-like 10.7-nm FinFETs with  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations.

the rectangular-like cross-section device. The enhanced IR and phonon scattering redistribute mainly the electron momentum in the transport direction resulting in the decline of the velocity at the beginning of the gate. The velocity starts to increase again as electrons are accelerated by a large electric fringing field at the end of the gate and, finally, declines at the heavily doped drain due to a strong ionised impurity scattering.

Figs. 12 and 13 show the  $I_D - V_G$  characteristics normalized for the cross-section area (see Table I). When the drain current is normalized by the area of the cross section, the non-planar triangular-like cross-section transistor delivers a larger on-current than the rectangular-like one. This opposite trend, when compared to the current normalization per perimeter, occurs because the area difference of the two cross sections is larger than the effects of the decline in average electron velocity and the increase in electron sheet density. The average electron density along the channel is larger for the triangular-shaped devices (see Figs. 14 and 15), so that the sheet density does not increase proportionally to the change in cross-section area. The rectangular-like transistor has 1.7 times larger area than the triangular-like one for both gate lengths and gives up to a 24% and 27% larger on-current for the 12.8 and the 10.7 nm gate lengths, respectively, for both channel orientations at high drain bias. Finally, the 10.7 nm gate length devices have, in general, a 27% and 23% more drain current than the 12.8-nm gate length for the rectangular-like and triangular-like ones, respectively, justifying the scaling.




Fig. 14. Electron density cross section in the middle of the gate of the (a) rectangular-like and (b) triangular-like,  $\langle 100 \rangle$  channel, 12.8-nm FinFET at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V (3-D MC).




Fig. 15. Electron density cross section in the middle of the gate of the (a) rectangular-like and (b) triangular-like,  $\langle 100 \rangle$  channel, 10.7-nm FinFET at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V (3-D MC).




Fig. 16. Electron density cross section in the middle of the gate in 10.7-nm gate length, the rectangular FinFET at  $V_G - V_T = 0.7$  V,  $V_D = 0.7$  V (3-D NEGF).

Figs. 14 and 15 show the average electron density cross sections in the middle of the gate ( $x = 0$  nm) for both cross sections of the 12.8 and 10.7 nm devices with the  $\langle 100 \rangle$  channel, respectively, at  $V_G - V_T = 0.7$  V and  $V_D = 0.7$  V. Note here that the scale for the different shapes and devices are different in order to show the contrast between high and low areas of density. In the rectangular device, the electron density is distributed mostly at the top and bottom [see Figs. 14(a) and 15(a)] as also confirmed by the density distribution from the NEGF simulations in Fig. 16. A more scattered average density is observed from




Fig. 17.  $I_D - (V_G - V_T)$  at  $V_D = 0.7$  V and  $V_D = 50$  mV for the 10.7-nm gate length rectangular-like FinFETs with a  $\langle 100 \rangle$  channel orientation comparing the MC and NEGF simulations. The MC simulations are shown without the IR (MC w/o IR) and with IR (MC with IR). Error bar included for the 3-D MC.

the 3-D MC because it is a particle-based simulation while the results from the 3-D NEGF are smoother since it is a wave-type quantum transport simulation technique. The density in the triangular-like device [see Figs. 14(a) and 15(b)] is larger and is distributed toward the narrow top explaining a larger on-current in Figs. 12 and 13. For the rectangular-like devices [see Figs. 14(a) and 15(a)], the density is slightly larger at the top due to the effect of the gate. Also, note that the thickness of the dielectric at the top of the triangular-like cross-section devices are smaller which helps to maintain a higher electron density there.

Finally, Fig. 17 compares the  $I_D - (V_G - V_T)$  characteristics at 0.05 and 0.7 V drain biases normalized per cross-section perimeter, on both logarithmic and linear scales, obtained from the 3-D NEGF and 3-D MC simulations for the 10.7-nm gate length FinFET with a channel orientation of  $\langle 100 \rangle$ . The figure also contains error bars showing a statistical error from MC simulations in the deep subthreshold region. The error is relatively large at a gate bias of  $-0.2$  V because of a very small current in the subthreshold region, but reduces dramatically at larger gate biases when the drain current increases at and above threshold. Note the 60 mV shift in the  $V_T$  between the MC and the NEGF simulations. The shift is because the MC simulation uses an approximation of the density of states (DoS), which is 3-D with nonparabolic dispersion law and a shift in the conduction band energy given by the quantum corrections, whereas the NEGF simulation has a 1-D-like DoS using a parabolic dispersion approximation which is self-consistently calculated including the effects of the scattering in the broadening of the energy levels [10]. The agreement between the two types of simulations is remarkably close in the subthreshold region. At the drain current on-set (just above the threshold), the agreement between the currents is still exceptionally good. For the high drain bias at  $V_G - V_T = 0.3$  V the NEGF results start to overestimate the MC. The higher current in the NEGF is caused by the fact that these quantum transport simulations do not include the IR or ionized impurity scatterings [10]. The relevance of the surface roughness scattering on realistic  $I-V$  characteristics of 10-nm gate length FinFETs using the NEGF formalism has also been pointed out in [24]. The difference in the SS between

MC and NEGF simulations is negligible and can be explained by a very small effect of the source-to-drain tunneling that is expected in devices with gate lengths of around 10 nm [25], [26]. Note the difference in the DIBL between the results from the NEGF and the MC in Table II where the NEGF predicts a larger DIBL by about 10 mV/V because it models accurately multisubband transport processes. Part of these multisubband processes could be taken into account with the multisubband ensemble MC technique [26], [27], but for a substantial price of computational burden when applied to the studied 12.8 and 10.7 nm gate length transistors. When scaled further to transistors with sub-10-nm gate lengths and sub-5-nm cross sections, the multisubband MC might achieve a better agreement with the NEGF technique. However, the agreement will be always limited because the source-to-drain tunneling starts to play a role in the total current not only in the subthreshold but also in the on-current region [20]. Furthermore, as the cross section is reduced, the difference in 1-D-like DoS between the multisubband MC, using a Fermi golden rule-based scattering, and the NEGF, using self-energies, will increase.

#### IV. CONCLUSION

We have successfully simulated rectangular-like and triangular-like shaped cross-section FinFETs scaled to gate lengths of 12.8 and 10.7 nm using a 3-D FE MC with quantum corrections based on solutions of the 2-D Schrödinger equation. The  $I_D - V_G$  characteristics normalized to the perimeter showed that at low drain bias the on-current is higher for the rectangular shaped device by 61% and 65% for the 12.8 and 10.7 nm devices, respectively. For high drain bias, these differences are reduced to a 33 – 37% higher on-current of the rectangular shaped FinFETs for both gate lengths. However, using normalization to the cross-sectional area shows that the triangle has higher on-current by 23–27% for both devices at high drain bias since the rectangular cross sections are 1.7 times larger than the triangular cross sections and the increase in sheet density and electron velocity is not enough to compensate this difference. The density for the rectangle spreads out more evenly while in case of the triangle it concentrates at the top due to the thinner silicon body and oxide thickness and therefore better control from the gate.

The NEGF simulations of the rectangular-shaped 10.7-nm gate FinFET show a very small deterioration of the SS with respect to classical DD simulations at  $V_D = 0.05$  V and slightly larger SS for  $V_D = 0.7$  V, indicating an increasing source-drain tunneling for higher drain bias. DD simulations show a better SS for the triangular cross-section FinFET and a negligible degradation with the scaling from 12.8 to 10.7 nm gate lengths. Finally, MC simulations show that during the scaling there is an increase of the perimeter-normalized drive current up to 5% when the devices are scaled from 12.8 to 10.7 nm. While the scaled SOI FinFETs deliver a small increase in the performance when assessed by the perimeter-normalized drive current, the performance increases by about 25% when the drive currents are evaluated using the normalization by the area of channel cross section.

## REFERENCES

- [1] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, "Sub 50-nm FinFET: PMOS," in *Proc. Int. Electron Devices Meeting Tech. Dig.*, 1999, pp. 67–70.
- [2] T. B. Hook, "Fully depleted devices for designers: FDSOI and FinFETs," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2012, pp. 1–7.
- [3] J. P. Colinge, *FinFETs and Other Multi-Gate Transistors*. New York, NY, USA: Springer, 2008.
- [4] K. Tomizawa, *Numerical Simulation of Submicron Semiconductor Devices*. Norwood, MA, USA: Artech House, 1993.
- [5] A. Ghetti, G. Carnevale, and D. Rideau, "Coupled mechanical and 3-D monte carlo simulation of silicon nanowire MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 6, no. 6, pp. 659–666, Nov. 2007.
- [6] International Technology Roadmap for Semiconductors. (2012). [Online]. Available: <http://www.itrs.net/Links/2012ITRS/Home2012.htm>
- [7] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. Mcintyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry, "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *Proc. Symp. VLSI Technol.*, 2012, pp. 131–132.
- [8] M. Aldegunde, A. J. García-Loureiro, and K. Kalna, "3D finite element monte carlo simulations of multi-gate nanoscale transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1561–1567, May 2013.
- [9] J. Lindberg, M. Aldegunde, D. Nagy, W. G. Dettmer, K. Kalna, A. J. García-Loureiro, and D. Perić, "Quantum corrections based on the 2D Schrödinger equation for 3D finite element monte carlo simulations of nanoscaled FinFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 423–429, Feb. 2014.
- [10] M. Aldegunde, A. Martinez, and A. Asenov, "Non-equilibrium greens function analysis of cross section and channel length dependence of phonon scattering and its impact on the performance of Si nanowire field effect transistors," *J. Appl. Phys.*, vol. 110, no. 9, p. 094518, 2011.
- [11] A. Martinez, M. Aldegunde, N. Seoane, A. Brown, J. R. Barker, and A. Asenov, "Quantum-transport study on the impact of channel length and cross sections on variability induced by random discrete dopants in narrow gate-all-around silicon nanowire transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2209–2217, Aug. 2011.
- [12] V. S. Basker, T. Standaert, H. Kawasaki, C.-C. Yeh, K. Maitra, T. Yamashita, J. Faltermeier, H. Adhikari, H. Jagannathan, J. Wang, H. Sunamura, S. Kanakasabapathy, S. Schmitz, J. Cummings, A. Inada, C. H. Lin, P. Kulkarni, Y. Zhu, J. Kuss, T. Yamamoto, A. Kumar, J. Wahl, A. Yagishita, L. F. Edge, R. H. Kim, E. Mclellan, S. J. Holmes, R. C. Johnson, T. Levin, J. Demarest, M. Hane, M. Takayanagi, M. Colburn, V. K. Paruchuri, R. J. Miller, H. Bu, B. Doris, D. McHerron, E. Leobandung, and J. O'Neill, "A 0.063  $\mu\text{m}^2$  FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch," in *Proc. Symp. VLSI Technol.*, 2010, pp. 19–20.
- [13] B. Winstead and U. Ravaioli, "A quantum correction based on Schrodinger equation applied to Monte Carlo device simulation," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 440–446, Feb. 2003.
- [14] A. Islam, B. Benbakhti, and K. Kalna, "Monte Carlo study of ultimate channel scaling in Si and  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  bulk MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 10, no. 6, pp. 1424–1432, Nov. 2011.
- [15] C. Jacoboni and P. Lugli, *The Monte Carlo Method for Semiconductor Device Simulation*. New York, NY, USA: Springer-Verlag, 1989.
- [16] B. K. Ridley, "Reconciliation of the Conwell-Weisskopf and Brooks-Herring formulae for charged-impurity scattering in semiconductors: Third-body interference," *J. Phys. C: Solid State Phys.*, vol. 10, pp. 1589–1593, 1977.
- [17] T. G. Van de Roer and F. P. Widdershoven, "Ionized impurity scattering in Monte Carlo calculations," *J. Appl. Phys.*, vol. 59, no. 3, p. 813, 1986.
- [18] D. K. Ferry, *Semiconductor Transport*. New York, NY, USA: Taylor & Francis, 2000.
- [19] M. Aldegunde, N. Seoane, A. J. Garca-Loureiro, and K. Kalna, "Reduction of the self-forces in monte carlo simulations of semiconductor devices on unstructured meshes," *Comput. Phys. Commun.*, vol. 181, no. 1, pp. 24–34, 2010.
- [20] N. Seoane and A. Martinez, "A detailed coupled-mode-space non-equilibrium Green's function simulation study of source-to-drain tunnelling in gate-all-around Si nanowire metal oxide semiconductor field effect transistors," *J. Appl. Phys.*, vol. 114, no. 10, p. 104307, 2013.
- [21] M. Luisier, A. Schenk, and W. Fichtner, "Quantum transport in two- and three-dimensional nanoscale transistors: Coupled mode effects in the nonequilibrium Greens function formalism," *J. Appl. Phys.*, vol. 100, no. 4, p. 043713, 2006.
- [22] S. Datta, *Electronic Transport in Mesoscopic Systems*. Cambridge, U.K.: Cambridge Univ. Press, 1997.
- [23] C. Moglestue, *Monte Carlo Simulation of Semiconductor Devices*. Boston, MA, USA: Chapman & Hall, 1993.
- [24] H. Khan, D. Mamaluy, and D. Vasileska, "Influence of interface roughness on quantum transport in nano-scaled FinFET," *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 25, no. 4, pp. 1437–1440, 2007.
- [25] J. Wang and M. Lundstrom, "Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?," in *Proc. Int. Electron Devices Meeting*, 2002, pp. 707–710.
- [26] D. Querlioz, J. Saint-Martin, K. Huet, A. Bournel, V. Aubry-Fortuna, C. Chassat, S. Galdin-Retailleau, and P. Dollfus, "On the ability of the particle monte carlo technique to include quantum effects in nano-MOSFET simulation," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2232–2242, Sep. 2007.
- [27] D. Lizzit, D. Esseni, P. Palestri, P. Osgnach, and L. Selmi, "Performance benchmarking and effective channel length for nanoscale InAs,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ , and sSi n-MOSFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 6, pp. 2027–2034, Jun. 2014.

**Daniel Nagy** received the M.Res. degree in nanoscience and nanotechnology from Swansea University, Swansea, U.K., in 2013. He is currently working toward the Ph.D. degree in electronic and electrical engineering at the same university.



His current research interests include electronic transport in modern-nanoscaled FinFET devices and their modelling and simulation using Monte Carlo approach.

**Muhammad A. Elmessary** received the M.Sc. degree in engineering physics from Mansoura University, Mansoura, Egypt, in 2010. He is currently working toward the Ph.D. degree at Swansea University, Swansea, U.K., in nanoscale device simulation.



**Manuel Aldegunde** received the Ph.D. degree from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 2009.

He is currently a Postdoctoral Research Officer at Swansea University, Swansea, U.K.





**Raul Valin** received the M.Sc. degree in physics in 2006 and the Ph.D. degree in 2011 from the University of Santiago de Compostela, Santiago de Compostela, Spain.

He is currently a Postdoctoral Researcher at Swansea University, Swansea, U.K., working in quantum transport simulation of semiconductor devices using the nonequilibrium Green's functions formalism.



**Djordje Perić** received the Ph.D. and D.Sc. degrees from the University of Wales, Swansea, U.K., in 1992 and 2000, respectively.

He is currently a Professor and Programme Director of civil engineering at the College of Engineering, Swansea University, Swansea.



**Antonio Martinez** received the M.Sc. degree in physics from the University of Havana, Havana, Cuba, in 1987, the M.Sc. degree in physics from the University of Umea, Umea, Sweden, in 1997, and the Ph.D. degree from the Royal Institute of Technology, Stockholm, Sweden, in 2003.

He is currently an EPSRC Fellow and Associate Professor at the College of Engineering, Swansea University, Swansea, U.K. His research interests include Monte Carlo simulation technique for electron and hole transport, nanoscale quantum electron transport using nonequilibrium Greens function formalism, in particular the simulation of nanoscale MOSFET and nanowire transistors.



**Antonio J. García-Loureiro** received the Ph.D. degree from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 1999.

He is currently an Associate Professor at the Department of Electronics and Computer Science, University of Santiago de Compostela.



**Karol Kalna** received the M.Sc. and Ph.D. degrees from Comenius University, Bratislava, Slovakia, in 1990 and 1998, respectively.

He is currently an Associate Professor at the Electronic Systems Design Centre, College of Engineering, Swansea University, Swansea, U.K.



**Jari Lindberg** received the D.Sc. degree from the Helsinki University of Technology, Espoo, Finland, in 2007.

He was a Postdoctoral Research Assistant at Swansea University, Swansea, U.K., from 2012 to 2013, involved in computational modeling of transport in nanoscale electronic devices. He is currently with the University of Bristol, Bristol, U.K.



**Wulf G. Dettmer** received the Ph.D. degree from Swansea University, Swansea, U.K., in 2004.

He is currently an Associate Professor at the Civil and Computational Engineering Research Centre, College of Engineering, Swansea University.