

# An 820-GHz Down-Converter With Fourth Subharmonic Mixer in 40-nm CMOS Technology

Jie Zhou<sup>1</sup>, *Student Member, IEEE*, and Xun Luo<sup>1</sup>, *Senior Member, IEEE*

**Abstract**—In this letter, an 820-GHz down-converter based on the subharmonic mixer and low noise amplifier (LNA) with low conversion loss and noise figure is proposed. To reduce the frequency of local oscillation (LO) signal, a fourth subharmonic architecture is adopted for the mixer implementation. Meanwhile, to improve the isolation of the mixer, a low-loss matching network based on  $\lambda/4$  resonators with ground shields is introduced in the terahertz (THz) signal path. Then, the four-stage common-source LNA is utilized to amplify the down-conversion IF signal. Using conventional 40-nm CMOS technology, the implemented THz down-converter exhibits 9.9-dB conversion loss and 39.2-dB noise figure with  $-6$ -dBm LO input power at 820 GHz. The core chip occupies only  $0.74 \times 0.25$  mm<sup>2</sup> while dissipating 28.6 mW from a 1.1-V voltage supply.

**Index Terms**—CMOS, down-converter, low noise amplifier (LNA), subharmonic mixer, terahertz (THz).

## I. INTRODUCTION

TERAHERTZ (THz) bands are promising for the imaging, remote sensing, and radio astronomy applications [1]–[3], which require THz down-converters and mixers with low noise figures and conversion loss. Due to the high performance of Schottky diodes at THz frequency, the Schottky-based THz mixers with high metrics are widely utilized in size-easing systems [4]–[8]. However, the integration level is still not suitable for size-constraint applications, especially for THz complex systems. Then, to decrease the size, integrated circuit mixers and down-converters based on CMOS [9]–[15] and SiGe [16]–[21] technologies are introduced. In these technologies, the operation frequency of a mixer is usually higher than the cutoff frequency of devices. Thus, the passive mixing architecture is utilized. Meanwhile, the subharmonic mixing architecture is adopted to decrease the frequency of local oscillation (LO) signals, especially at high mixing frequencies. Then, a high-power LO signal is required for an acceptable conversion loss. Thus, the design of a compact THz down-converter based on silicon technology with low conversion loss and noise figure under low LO signal input power remains a great challenge.

In this letter, a compact 820-GHz down-converter is proposed for the THz application. The down-converter is mainly

Manuscript received April 25, 2021; revised June 20, 2021; accepted August 15, 2021. Date of publication August 17, 2021; date of current version October 7, 2021. This work was supported by the National Natural Science Foundation of China (NSFC) under Grant 61934001. (*Corresponding author: Xun Luo.*)

The authors are with the Center for Advanced Semiconductor and Integrated Micro-System, University of Electronic Science and Technology of China, Chengdu 611731, China (e-mail: xun-luo@ieee.org).

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LMWC.2021.3105578>.

Digital Object Identifier 10.1109/LMWC.2021.3105578




Fig. 1. Block diagram of the proposed THz down-converter.

composed of a fourth subharmonic mixer and a four-stage low noise amplifier (LNA). A single MOSFET under a linear region is utilized to achieve the core mixer. THz and LO signals are injected into the source and gate terminals of the MOSFET, respectively. To improve the isolation and keep the ground connection, two  $\lambda/4$  resonators are introduced in the THz path. Then, the down-conversion IF signal is generated at the drain terminal. Meanwhile, the IF signal is amplified by the four-stage LNA for low conversion loss. Inductors and capacitors are utilized for the impedance matching among the LNA stages. The implemented THz down-converter based on a conventional 40-nm CMOS technology exhibits low conversion loss and noise figure with low LO signal input power.

## II. SCHEMATIC AND OPERATION

Fig. 1 shows the block diagram of the proposed THz down-converter, which consists of three parts: a fourth subharmonic core mixer, a THz matching network, and a four-stage LNA circuit. The THz and LO signals are fed to the core mixer circuit to generate the down-conversion IF signal. Then, the IF signal is amplified by the four-stage LNA circuit. The detailed mechanisms are investigated as follows.

### A. Fourth Subharmonic Mixer

1) *Core Mixer*: The fundamental mixing architecture shows the lowest conversion loss in mixer-first design. However, the output power of the available 800-GHz LO signal is low (around  $-10$  dBm), which is insufficient to drive the THz mixer. Thus, a fourth subharmonic mixing architecture is chosen in this work. The circuit schematic of the fourth subharmonic mixer is shown in Fig. 2. A single MOSFET  $M_1$  with the optimized size is utilized to implement the core mixer for low parasitism. The THz signal (820 GHz)




Fig. 2. Circuit schematic of the fourth subharmonic mixer (design parameters:  $M_1$ :  $7.5 \mu\text{m}/40 \text{ nm}$  and  $L_o$ :  $920 \text{ pH}$ ).




Fig. 3. (a) Configurations of the three types of terminal interconnections. (b) Simulated results.

is injected into the source terminal of  $M_1$  through a low loss matching network. Meanwhile, the LO signal (200 GHz) is injected into the gate terminal of  $M_1$ . Ground shields using the metal M1 are introduced under the coplanar waveguide (CPW) transmission line of THz and LO paths to decrease the loss from the substrate and coupling effect. A bias voltage is set at the gate terminal through a poly resistor (i.e.,  $R_b$ ) to keep the MOSFET working in a linear region. In addition, a 3-D-capacitor (i.e.,  $C_i$ ) [22] with a value of  $9.9 \text{ fF}$  and quality factor of 99 at 200 GHz is utilized in the LO path for dc-block. Then, the IF signal (20 GHz) is generated at the drain terminal and filtered by an inductor-and-capacitor matching network (i.e.,  $L_o$  and  $C_o$ ). Three types of terminal interconnection for the MOSFET are investigated, as shown in Fig. 3. To decrease the parasitic capacitor between metal and ground, the smallest metal meeting the process design kit (PDK) design rule is utilized (i.e., Type-I). However, a large ohmic loss exists, which would cause a high insertion loss. Then, the regular interconnection with identical-size metal (i.e., Type-II) is introduced to decrease the ohmic loss. Nevertheless, the parasitic capacitor would increase. Thus, the interconnection considering the tradeoff among parasitic resistor, inductor, and capacitor (i.e., Type-III) features the lowest insertion loss.

2) *Low Loss THz Matching Network*: To improve the isolation between the THz and LO/IF terminals and keep the ground connection of the source terminal, a low loss matching network is introduced in the THz path. The 3-D-view of the matching network is shown in Fig. 4(a). To reduce the THz signal to ground, two CPW shorted stubs are utilized for the matching network. The equivalent transmission-line model is depicted in Fig. 4(b). To achieve low loss at 820 GHz and high suppression at 200 and 20 GHz, respectively, the electronic lengths of the CPW shorted stubs (i.e.,  $\theta_1$ ) are designed as




Fig. 4. (a) Configurations of the low loss THz matching network. (b) Transmission-line model. (c) Simulated results.




Fig. 5. (a) Schematic of the four-stage LNA. (b) Configurations of the core nMOS transistor. (c) Simulated gain results at 20 GHz. (d) Simulated noise figure under peak gain. (Design parameters:  $M_{a1}$ :  $5 \mu\text{m}/40 \text{ nm} \times 4$ ,  $M_{a2,3}$ :  $6.25 \mu\text{m}/40 \text{ nm} \times 4$ ,  $M_{a4}$ :  $7.5 \mu\text{m}/40 \text{ nm} \times 4$ ,  $L_{d1,2,3,4}$ :  $465 \text{ pH}$ ,  $L_{s1,2,3,4}$ :  $70 \text{ pH}$ ,  $L_{c1,3}$ :  $480 \text{ pH}$ ,  $L_{c2}$ :  $760 \text{ pH}$ , and  $L_{c4}$ :  $380 \text{ pH}$ ).

$90^\circ$  at 820 GHz. The electronic length of the connection line (i.e.,  $\theta_2$ ) is optimized as  $50^\circ$  at 820 GHz to enhance the operational bandwidth and avoid the influence of frequency shift in practical implementation. The impedances of the stubs and connection line (i.e.,  $Z_1$  and  $Z_2$ ) are both  $50 \Omega$ . The layout is simulated in a 2.5-D electromagnetic (EM) solver environment of Advanced Design System (ADS) momentum. The postlayout simulation, shown in Fig. 4(c), exhibits that the insertion loss and suppression levels are  $0.8$  and  $8.4 \text{ dB}/27.3 \text{ dB}$  at 820 and 200 GHz/20 GHz, respectively.

### B. Four-Stage LNA

To decrease the conversion loss of the down-converter, a four-stage LNA is utilized, as shown in Fig. 5(a). The common-source architecture with high power gain is adopted in LNA implementation. The transistor is constructed using  $2 \times 2$  parallel nMOS transistors, whose 3-D-view is shown in Fig. 5(b). The gate resistance could be decreased by four gates connecting together. Inductors and metal-oxide-metal (MOM) capacitors are utilized for the input-output, and inter-stage impedance matching networks. Meanwhile, the inductors (i.e.,  $L_s$ ) are introduced in the source terminal of transistors to optimize the noise and power linearity [23]. Four bias voltages are supplied through the poly resistors (i.e.,  $R_s$ ). The postsimulation results, depicted in Fig. 5(c), exhibit the relationship between power gain and bias voltages at 20 GHz. The variation of bias voltages has a small influence on the power gain. Besides, the simulated noise figure is  $2.7 \text{ dB}$  at 20 GHz.




Fig. 6. Chip microphotograph of the proposed THz down-converter.




Fig. 7. Measurement setup.

### III. FABRICATION AND MEASUREMENT

Based on the mechanisms mentioned above, a compact THz down-converter is implemented and fabricated in 40-nm CMOS technology. The microphotograph of the chip is shown in Fig. 6. The total chip size is  $1.15 \times 0.67 \text{ mm}^2$  including all pads, while the core size is only  $0.74 \times 0.25 \text{ mm}^2$ . The measurement setup is shown in Fig. 7. The chip is mounted on a printed circuit board (PCB) for dc biasing and power supply. The THz and LO signals are injected into the chip through two ground-signal-ground (GSG) probes. Meanwhile, the THz and LO signals (i.e., 820 and 200 GHz) are generated by the microwave signal generators with  $\times 72$  and  $\times 12$  frequency extension modules (FEMs), respectively. IF signal (i.e., 20 GHz) is measured by the spectrum analyzer through a GSG probe. All the losses of the probes, waveguide, and cables are deembedded from the measurement results. The conversion loss and noise figure are estimated by the methods introduced in the work [15].

The maximum output power of the 200-GHz LO FEM is  $-2 \text{ dBm}$ . Considering the loss of the waveguide connector and GSG probe (i.e., 1.5 and 2.5 dB, respectively), the maximum input LO signal power for the down-converter is  $-6 \text{ dBm}$ . The simulated and measured conversion loss and noise figure of the down-converter are shown in Fig. 8. The measured conversion loss is 9.9 dB at 820 GHz, while the conversion loss is 9.9–11.4 dB from 800 to 840 GHz with a fixed 20-GHz IF signal. The measured noise figure is 38.8–47.5 dB from 800 to 840 GHz. Meanwhile, the influence of bias voltages of core mixer  $V_B$  and LNA  $V_G$  on the conversion loss is depicted in Fig. 9. It is notable that the bias voltage  $V_B$  has a great influence on the conversion loss, while  $V_G$  has a small influence. The overall power consumption of the down-converter is 28.6 mW from a 1.1-V voltage supply. Table I summarizes and compares the performance of the proposed THz down-converter with the state-of-the-arts. It is




Fig. 8. Simulated and measured (a) conversion loss and (b) noise figure versus frequency.


Fig. 9. Simulated and measured conversion losses versus (a) bias voltages of core mixer  $V_B$  and (b) LNA  $V_G$  ( $V_{G1,2,3,4} = V_G$ ).

TABLE I  
COMPARISONS WITH THE STATE-OF-THE-ARTS

Ref.	This work	[15]	[18]	[16]	[14]	[13]
Technology	<b>40-nm CMOS</b>	65-nm CMOS	250-nm SiGe	130-nm SiGe	65-nm CMOS	65-nm CMOS
RF (GHz)	<b>820</b>	810	820	650	490	426
LO (GHz)	<b>200</b>	131.6	164	162.5	245	142.2
Mixing Order	<b>4</b>	6	5	4	2	3
$P_{LO}$ (dBm)	<b>-6</b>	14	—	-18*	-3	—
CL* (dB)	<b>9.9#</b>	25#	18	13	—	38.3
NF** (dB)	<b>39.2</b>	45	45	42	25.8**	54.3
Consumption (mW)	<b>28.6</b>	—	—	433	26	69
Size ( $\text{mm}^2$ )	<b>0.77</b>	0.8	1.32	0.72	0.62	0.48

\*: Conversion Loss; \*\*: Noise Figure.

\*: Need on-chip LO driver; \*\*: Simulated results; #: With amplifier.

notable that the proposed down-converter with a subharmonic mixer features low conversion loss and noise figure with low LO input power.

### IV. CONCLUSION

In this letter, a compact 820-GHz down-converter employing the combination of the fourth subharmonic mixer and four-stage microwave LNA circuits is proposed for the THz application. Utilizing two  $\lambda/4$  resonators in the THz signal path, the isolation between THz and LO/IF terminals is enhanced. Meanwhile, different interconnections of the MOSFET are studied for low transmission loss. Implemented in a conventional 40-nm CMOS technology, the measured results exhibit that the THz down-converter features 9.9-dB conversion loss and 39.2-dB noise figure with applying  $-6 \text{ dBm}$  LO input power. The whole down-converter dissipates 28.6 mW under 1.1-V supply voltage.



## REFERENCES

- [1] B. Thomas *et al.*, "A broadband 835–900-GHz fundamental balanced mixer based on monolithic GaAs membrane Schottky diodes," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 7, pp. 1917–1924, Jul. 2010.
- [2] E. Ojefors, J. Grzyb, Y. Zhao, B. Heinemann, B. Tillack, and U. R. Pfeiffer, "A 820 GHz SiGe chipset for terahertz active imaging applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 224–225.
- [3] B. T. Bulcha *et al.*, "Design and characterization of 1.8–3.2 THz Schottky-based harmonic mixers," *IEEE Trans. THz Sci. Technol.*, vol. 6, no. 5, pp. 737–746, Sep. 2016.
- [4] E. T. Schlecht, J. J. Gill, R. H. Lin, R. J. Dengler, and I. Mehdi, "A 520–590 GHz crossbar balanced fundamental Schottky mixer," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 7, pp. 387–389, Jul. 2010.
- [5] P. J. Sobis, N. Wadefalk, A. Emrich, and J. Stake, "A broadband, low noise, integrated 340 GHz Schottky diode receiver," *IEEE Microw. Wireless Compon. Lett.*, vol. 22, no. 7, pp. 366–368, Jul. 2012.
- [6] K. Dahlberg, T. Kiuru, J. Mallat, T. Narhi, and A. V. Raisanen, "Mixer-based characterization of millimeter-wave and terahertz single-anode and antiparallel Schottky diodes," *IEEE Trans. THz Sci. Technol.*, vol. 4, no. 5, pp. 552–559, Sep. 2014.
- [7] I. Maestrojuan, I. Ederra, and R. Gonzalo, "Fourth-harmonic Schottky diode mixer development at sub-millimeter frequencies," *IEEE Trans. THz Sci. Technol.*, vol. 5, no. 3, pp. 518–520, May 2015.
- [8] J. Deng, Q. Lu, D. Jia, Y. Yang, and Z. Zhu, "Wideband fourth-harmonic mixer operated at 325–500 GHz," *IEEE Microw. Wireless Compon. Lett.*, vol. 28, no. 3, pp. 242–244, Mar. 2018.
- [9] W. Choi, Z. Ahmad, A. Jha, J.-Y. Lee, I. Kim, and K. O. Kenneth, "410-GHz CMOS imager using a 4<sup>th</sup> sub-harmonic mixer with effective NEP of 0.3 fW/Hz<sup>0.5</sup> at 1-kHz noise bandwidth," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C302–C303.
- [10] B. Khamaisi and E. Socher, "130–320-GHz CMOS harmonic down-converters around and above the cutoff frequency," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 7, pp. 2275–2288, Jul. 2015.
- [11] S. V. Thyagarajan, S. Kang, and A. M. Niknejad, "A 240 GHz fully integrated wideband QPSK receiver in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 10, pp. 2268–2280, Oct. 2015.
- [12] C.-H. Li, C.-L. Ko, M.-C. Kuo, and D.-C. Chang, "A 340-GHz heterodyne receiver front end in 40-nm CMOS for THz biomedical imaging applications," *IEEE Trans. THz Sci. Technol.*, vol. 6, no. 4, pp. 625–636, Jul. 2016.
- [13] Y. Zhu, P. R. Byreddy, K. O. Kenneth, and W. Choi, "426-GHz imaging pixel integrating a transmitter and a coherent receiver with an area of 380×470 μm<sup>2</sup> in 65-nm CMOS," in *Proc. Symp. VLSI Circuits*, Jun. 2019, pp. C18–C19.
- [14] K.-S. Choi, D. R. Utomo, and S.-G. Lee, "A fully integrated 490-GHz CMOS heterodyne imager adopting second subharmonic resistive mixer structure," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 10, pp. 673–676, Oct. 2019.
- [15] Q. Zhong, W. Choi, and K. O. Kenneth, "Terahertz even-order subharmonic mixer using symmetric MOS varactors," *IEEE J. Solid-State Circuits*, vol. 56, no. 2, pp. 355–366, Feb. 2021.
- [16] E. Ojefors and U. R. Pfeiffer, "A 650 GHz SiGe receiver front-end for terahertz imaging arrays," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2010, pp. 430–431.
- [17] Y. Mao, K. Schmalz, J. Borngraber, and J. C. Scheytt, "245-GHz LNA, mixer, and subharmonic receiver in SiGe technology," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 12, pp. 3823–3833, Dec. 2012.
- [18] K. Statnikov, J. Grzyb, B. Heinemann, and U. R. Pfeiffer, "160-GHz to 1-THz multi-color active imaging with a lens-coupled SiGe HBT chipset," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 2, pp. 520–532, Feb. 2015.
- [19] D. Fritsche, J. D. Leufker, G. Tretter, C. Carta, and F. Ellinger, "A low-power broadband 200 GHz down-conversion mixer with integrated LO-driver in 0.13 μm SiGe BiCMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 25, no. 9, pp. 594–596, Sep. 2015.
- [20] D. Wang, M. H. Eissa, K. Schmalz, T. Kampfe, and D. Kissinger, "480-GHz sensor with subharmonic mixer and integrated transducer in a 130-nm SiGe BiCMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 9, pp. 908–911, Sep. 2020.
- [21] A. Guner, T. Mausolf, J. Wessel, D. Kissinger, and K. Schmalz, "A 440–540-GHz subharmonic mixer in 130-nm SiGe BiCMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 12, pp. 1161–1164, Dec. 2020.
- [22] Z. Deng, J. Zhou, H. J. Qian, and X. Luo, "High resolution reconfigurable phase-tuning line using self-shielded 3-D interdigital capacitor," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 6, pp. 605–608, Jun. 2020.
- [23] B. Wang, H. Gao, A. R. van Dommele, M. K. Matters-Kammerer, and P. G. M. Baltus, "60-GHz low-noise VGA and interpolation-based gain cell in a 40-nm CMOS technology," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 2, pp. 518–532, Feb. 2019.