Study of the effects of parasitic inductances and device capacitances on 1200 V, 35 A SiC MOSFET based voltage source inverter design | IEEE Conference Publication | IEEE Xplore