Divisible Nonlinear Load Distribution on Heterogeneous Single-Level Trees

CHI-YEH CHEN ^D CHIH-PING CHU National Cheng Kung University, Tainan, Taiwan

This work studies the divisible nonlinear load distribution problem on heterogeneous single-level tree networks with a collective communication model. The goal is to find a feasible distribution that minimizes the parallel processing time. The classical model of nonlinear computational loads omits many processing steps, and yields only an approximate solution to distribute fractional loads. This work considers a new model of nonlinear computational loads that includes all of processing steps of the load. This model can simplify recursive equation for the size of fractional loads and yield a practical solution to distribute fractional loads. This work proposes two new methods which incorporates a new nonlinear computational model to distribute a divisible nonlinear load on heterogeneous single-level tree networks. Closed-form expressions for the parallel processing time and speedup for single-level tree networks are derived. This work demonstrates that the asymptotic speed-up of the proposed algorithm is m + 1 where *m* is the number of child processors in a single-level tree network. We show that our algorithm improved the previous method in terms of speed-up.

Manuscript received August 2, 2016; revised July 14, 2017 and September 20, 2017; released for publication December 8, 2017. Date of publication January 25, 2018; date of current version August 7, 2018.

DOI. No. 10.1109/TAES.2018.2798378

Refereeing of this contribution was handled by R. Sabatini.

This work was supported by Ministry of Science and Technology, China under Projects MOST 102-2221-E-006-128 and MOST 106-2221-E-006-006.

Authors' address: The authors are with the Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan 701, Taiwan, (E-mail: chucp@csie.ncku.edu.tw; chency@csie.ncku.edu.tw). (Corresponding author: Chi-Yeh Chen.)

I. INTRODUCTION

The divisible load theory (DLT) was proposed by Cheng and Robertazzi [19] in 1988. A divisible load can be arbitrarily partitioned and can be independently processed on any processor in the network. The goal is to determine the optimal fractions of the load to be assigned to the processors for minimizing the total processing time. The divisible load can be applied in many practical applications such as linear algebra [31], image processing [52], multimedia applications [50], database searching, large-scale data file processing [42], data-intensive applications [43], numerical computing [59], biomedicine and bioinformatics [53], and Internet packet scheduling [35].

Numerous interconnection topologies with scheduling policies have been studied, such that bus [35], [67], linear array [14], tree [3], [6], [7], [15], [18], [49], hypercube [9], [12], [16], [51], mesh [10]–[12], [14], [22], [32], [46], [48], partitionable networks [45], [47], arbitrary networks [68], [69], clusters [25], [63], grids [65], and networks of workstations [4], [52]. The scheduling policies include multiple loads [23], limited memory [26], [61], simultaneous distribution [36], [55], simultaneous start [41], detailed parameterizations and solution time optimization [1], combinatorial schedule optimization [28], and multi-installment processing. Suresh et al. [56] designed a scheduling strategy for heterogeneous computing resources with shared data banks in a compute cloud system. Wang and Robertazzi [66] proposed a scheduling model for single level tree networks with various distribution policies in which the communication time from the root to each node is nonlinear in the size of the load. Kyong and Robertazzi [44] applied the DLT to the problem of signature search time evaluation in flat file databases.

The single-level tree network is a popular topology for the master-worker style computations. A master-worker computation can be easily implemented and deployed on computing platforms ranging from small commodity clusters to computational grids [5], [30]. This work considers heterogeneous single-level tree networks with the collective communication model. In the collective broadcast model, the root processor has separate ports and can distribute the load fractions simultaneously [33]. The multi-installment processing can minimize the parallel processing time, in which at least one processor receives at least two fractional loads. Numerous multi-installment divisible load algorithms for chains, stars, and trees can be found elsewhere [6], [7], [21], [24], [67].

A. Related Work

Much research has dealt with real-time modeling and simulation of complex systems which include nuclear modeling, aircraft/spacecraft simulation, biological system, biophysical modeling, genome search, etc. In these areas, many algorithms require nonlinear computational complexity, that is, the computational time of the given load is nonlinear in the size of load. For example, the Hough transform [27], the 2-D hidden Markov mode (HMM) [54], the

^{0018-9251 © 2018} OAPA

learning vector quantization neural network [40], and the block tri-diagonalization of real symmetric matrices [2], which have second-order computational time complexity.

The classical Hough transform can be used to identify lines within an image, but later the Hough transform has been extended to use for the detection of regular curves such as lines, circles, ellipses, etc. Guil et al. [34] showed the parallelization of the Hough transform for multiprocessors with shared and distributed memory. Carlson et al. [13] considered how well a Hough transform detector with binary integration improves the performance of a typical surveillance radar. Using the Hough transform, Zhang et al. [70] proposed an imaging method for moving targets with rotating parts. The separable 2-D HMM was proposed by Othman and Aboulnasr [54] for the problem of face recognition. This model allows the state transition to be separated into vertical and horizontal state transitions. This separation of state transitions brings the complexity of the hidden layer of the proposed model from the order of $O(L^3k)$ to the order of $O(L^2k)$, where L is the number of the states in the model and k is the total number of observation blocks in the image. Vakanski et al. [62] proposed a method for trajectory learning and generation using a robot PbD approach. The idea is to relate the transitions between different types of movements that were used for encoding the relevant features of the trajectories. By constructing an HMM predicting the probability of residing in each motion primitive, Field et al. [29] presented an approach for learning robust models of humanoid robot trajectories from demonstration. The learning vector quantization neural network was developed by Khalifa et al. [40] for pattern recognition. Inggs and Robinson [39] investigated the classification of ship targets using low-resolution down-range radar profiles together with preprocessing and neural networks. The block tri-diagonalization was proposed by Bai and Ward [2] for computing eigensystems. This method is a critical preprocessing step for the block tridiagonal divide-and-conquer algorithm and is useful for many algorithms desiring the efficiencies of block structure in matrices.

The nonlinear cost function was first used in the research works [20], [38]. Drozdowski and Wolniewicz [20] considered distributed systems which have both the hierarchical memory model and a piecewise linear dependence of the processing time on the size of the assigned load. Hung and Robertazzi [38] proposed a distribution algorithm in which the computational loads require nonlinear processing time depending on the size of load fractions. Hung and Robertazzii [37] considered a scheduling model for a tree network where the computation time for each node is nonlinear in the size of the assigned load. Suresh et al. [57] presented a distribution algorithm for nonlinear computational loads in a single level tree network with the collective communication model. Suresh et al. [60] developed a distribution algorithm for distributing the second-order nonlinear load in a master-slave paradigm with nonblocking mode of communication. In other words, the master processor distributes the load fractions one-by-one to the slave processors. The model of nonlinear load in [57] and [60] has the following

problems. It omits many processing steps for the load, and yields only an approximate solution to distribute fractional loads. Therefore, Chen and Chu [17] proposed a novel computational model of nonlinear loads that includes complete steps for processing them. This model solves the problem of the classical model; whose performance degrades by separating the load. They also proposed two algorithms to distribute a nonlinear divisible load on a homogeneous linear network.

B. Contribution

This work uses a novel computational model of nonlinear loads that is proposed by Chen and Chu [17]. This model can simplify recursive equation for the size of fractional loads and yield a practical solution to distribute fractional loads. An algorithm S (Single-installment) is presented to distribute a nonlinear load on single-level trees. The closed-form expressions for the parallel processing time and speed-up for single-level tree networks are derived (see Theorems 3, 4, 6, and 9). This paper shows that the asymptotic speed-up of the proposed algorithm is m + 1 where *m* is the number of child processors in a homogeneous single-level tree network. The performance of algorithm S improves the previous method in [57] since the performance of previous method degrades by separating the load. This work also proposes an algorithm \mathbb{M} (Multi-installment) that uses multi-installment processing to reduce the initial distribution time and to improve upon the algorithm S. The affine cost model is also considered. In this model, the communication time and the computation time of a load L are $\theta_{\rm cm} + LG$ and $\theta_{\rm cp} + LA$, respectively, where $\theta_{\rm cm}$ is the communication start-up cost, θ_{cp} is the computation startup cost, G is the time to transmit a unit of load, and A is the time to process a processing step. The communication start-up cost θ_{cm} is due to protocol processing delays, unavailability of certain internal and external communication resources, queuing delays at intermediate sites, etc., [58], [64]. The computation start-up cost θ_{cp} is due to delay in layered protocol, extracting the data, processor initialization, etc., [58], [64]. When the computation and communication start-up costs are considered, this work finds two ranges for searching an optimal number of installments and an optimal number of child processors.

C. Organization

The rest of this paper is organized as follows: Section II presents the model of a divisible nonlinear load distribution in static interconnection networks. Section III reviews the classic method for nonlinear divisible loads distribution. Section IV describes and analyzes the algorithm for distributing divisible nonlinear loads on singlelevel trees. Section V describes and analyzes the algorithm that uses multi-installment to distribute divisible nonlinear loads on single-level trees. Section VI compares the performance of the classical method with that of the proposed methods. Section VII draws conclusions.



Fig. 1. Single-level tree network.

II. MODEL

This work considers a heterogeneous single-level tree network. A single-level tree is composed of m + 1 processors P_0, P_1, \ldots, P_m , that are connected by a static interconnection network. The processor P_0 has m neighbors P_1, \ldots, P_m that are linked by communication links (l_1, l_2, \ldots, l_m) , as shown in Fig. 1. The root processor P_0 is assumed to be the initial processor that transmits fractional loads to other processors for processing. All of the links have different communication speeds and bandwidths. All of the processors have different processing capacities. The root processor P_0 has separate ports to communicate with all neighbors. Therefore, the root processor can simultaneously send messages to all of its neighbors. A processor sends a fractional load to a neighbor and then can proceed with other computational and communicative activities without waiting for the completion of the sending of the fractional load. Thus, it can perform computation and communication simultaneously. However, a neighbor begins processing its fractional load only after it receives the entire fractional load from its predecessor. The time to return the results is assumed to be negligible if it is so short in comparison with the load distributing and processing steps. It can be observed in the DLT papers [17], [46], [57], [60]. In this assumption, the schedule for a load is the shortest when all processors finish computing at the same time. Table I presents the notation and terminology that are used herein.

In this work, a divisible nonlinear load is considered as a matrix type computation. A matrix can be partitioned into a list of submatrices (or subsets). The model and algorithm design are also based on the matrix type computation. The nonlinear computational load is explained in Definition 1.

DEFINITION 1 An entire load can represent a nonempty data set S that comprises L elements. A γ th-order computational load with a data set S requires to process a γ -dimension data set S^{γ} . A fraction of load with a subset S_i requires to process a γ -dimension data set $S_i \times S^{\gamma-1}$.

A partition of a nonempty set S is a list S_0, S_1, \ldots, S_m of subsets of S such that each element of S appears in one and only one subset in the list. Let $F(X_1, X_2, \ldots, X_{\gamma})$ be the number of processing steps (instructions) for a general γ th-order computational load $X_1 \times X_2 \times \cdots \times X_{\gamma}$ where X_j is a subset of S for $1 \le j \le \gamma$. A processing step can be defined as a basic operation in a specific algorithm. Each processing step takes the same time under the same computing capability. The data set can be arbitrarily partitioned

TABLE I Notations and Terminology

$\overline{\mathcal{P}}$	The set of child processors in a multicomputer
	system.
m	The number of child processors in a multicomputer
	system.
L	The total load to be processed.
G_i	The time to transmit a unit of load along the link l_i .
Ai	The time to process a processing step on the
	processor P_i .
βi	The computation-to-communication ratio for the
<i>,</i> .	processor P_i , $\beta_i = A_i/G_i$
θ_{cn}	The computation start-up costs in terms of delay
- cp	time.
θom.	The communication start-up cost in terms of delay
- chi	time
1/	Integer constant depends on the nature of the
r	algorithm used for processing the load. For
	example this value is 2 for second-order nonlinear
	system
α:	Fraction of the processing load assigned to
a _l	processor $P = i - 0, 1, m$
<i>a</i> : .	ith fraction of the processing load assigned to
a _l , j	processor P_i in the second step $i = 0, 1, m$
S	The data set of the entire load where $ S = I$
S S S	A partition of the data set S where the fraction of
O_0, O_1, \ldots, O_m	each load is denoted by as an are and Po
	sends S. to P. $i = 0, 1, \dots, m$ in the first step
0	The number of installments in the proposed
ρ	algorithm \mathbb{M}
**	The minimum number of communications required
n _i	to transfer the entire data set to <i>P</i> .
$T^{\mathbb{A}}$ $T^{\mathbb{A}}$	The percent of the control data set to T_1 .
$m_{m+1}, m_{m+1,\rho}$	using the lead distribution algorithm \wedge in a system
	af m + 1 processors. For algorithm with
	of $m + 1$ processors. For argomum with
G 1 Å	multi-installment, we use $T_{m+1,\rho}$
$Speedup_{m+1}^{m}$	The ratio of the sequential processing time to the
	parallel processing time in a system of $m + 1$
$\sim N$	processors, namely $Speedup_{m+1}^{r_{m}} = T_1/T_{m+1}^{r_{m}}$.
C_i^{iv}	$C_i^{\prime\prime} = N (N-1) \times \cdots \times (N-i+1)/i!$ which
	is the number of combinations of <i>i</i> components
	selected from a set of N components.

and the computation times for each fraction of data set are nonlinear in the size of the data sets. For example, a secondorder complexity load that comprises *L* elements require L^2 steps; then $F(S, S) = L^2$ (steps). For a subset S_1 with size of αL elements, the number of processing steps is

$$F(\mathcal{S}_1, \mathcal{S}_1) = (\alpha L)^2 = \alpha^2 L^2 = \alpha^2 F(\mathcal{S}, \mathcal{S})$$

If a fraction α is partitioned into α_1 and α_2 , then the number of processing steps can be rewritten as follows:

$$F(S_1, S_1) = (\alpha L)^2 = \alpha^2 L^2 = (\alpha_1 + \alpha_2)^2 L^2$$

= $(\alpha_1^2 + \alpha_1 \alpha_2 + \alpha_2 \alpha_1 + \alpha_2^2) L^2$
= $F(S_{1,1}, S_{1,1}) + F(S_{1,1}, S_{1,2})$
+ $F(S_{1,2}, S_{1,1}) + F(S_{1,2}, S_{1,2})$

where S_1 is partitioned into $S_{1,1}$ and $S_{1,2}$, which correspond to a fraction α_1 and a fraction α_2 , respectively.

The set S can be partitioned into a list S_0, S_1, \ldots, S_m of subsets with the corresponding fractions $\alpha_0, \alpha_1, \ldots, \alpha_m$. The number of processing steps for the data set S can be partitioned as

$$F(\mathcal{S}, \mathcal{S}) = \sum_{i=0}^{m} F(\mathcal{S}_{i}, \mathcal{S})$$
$$= \sum_{i=0}^{m} F(\mathcal{S}_{i}, \mathcal{S}_{i}) + F(\mathcal{S}_{i}, \mathcal{S} \setminus \mathcal{S}_{i})$$

where $F(S_k, S_k) = \alpha_k^2 L^2$ and $F(S_k, S \setminus S_k) = \alpha_k (1 - \alpha_k)$ L^2 for $0 \le k < m$.

Careful consideration of the above equation reveals that the first term is a summation of the processing steps for the two-dimension data set $S_i \times S_i$, while the second term is the number of processing steps for the twodimension data set $S_i \times (S \setminus S_i)$. This work requests that each processor P_k can obtain a data set S_k as the first communication process. Then, P_k can compute the data set $S_k \times S_k$. While P_k is computing the data set $S_k \times S_k$, it receives the remaining data set $S \setminus S_k$. Finally, P_k computes the data set $S_k \times (S \setminus S_k)$. In conclusion, P_k computes $F(S_k, S) = F(S_k, S_k) + F(S_k, S \setminus S_k)$ processing steps for the data set $S_k \times S = (S_k \times S_k) \cup (S_k \times (S \setminus S_k))$. Example 1 shows an application of a nonlinear computational load.

EXAMPLE 1 The discrete cosine transform (DCT) is often used in signal and image processing. An image can represent an $a \times b$ matrix S. Thus, the transform of S is given by

$$D(u, v) = \frac{C(u)C(v)}{\sqrt{ab}} \sum_{y=0}^{b-1} \sum_{x=0}^{a-1} S(x, y)$$
$$\cos\left(\frac{(2x+1)u\pi}{2a}\right) \cos\left(\frac{(2y+1)v\pi}{2b}\right)$$

for u = 0, 1, ..., a - 1 and v = 0, 1, ..., b - 1 where $C(i) = 1/\sqrt{2}$ for i = 0 and C(i) = 1 for $i \neq 0$. A processing step of DCT is a basic operation

$$\frac{C(u)C(v)}{\sqrt{ab}}\mathcal{S}(x,y)\cos\left(\frac{(2x+1)u\pi}{2a}\right)\cos\left(\frac{(2y+1)v\pi}{2b}\right)$$

The matrix S can be partitioned into a list of submatrices S_0, S_1, \ldots, S_m . Let \mathcal{R}_k be the coordinates of S_k within S. Let \mathcal{R} be the coordinates of S. After processor P_k receives the submatrix S_k , it computes

$$D(u, v) = \frac{C(u)C(v)}{\sqrt{ab}} \sum_{(x,y)\in\mathcal{R}_k} S(x, y)$$
$$\cos\left(\frac{(2x+1)u\pi}{2a}\right) \cos\left(\frac{(2y+1)v\pi}{2b}\right)$$

for all $(u, v) \in \mathcal{R}_k$. After P_k receives the data $S \setminus S_k$, it performs

$$D(u, v) = D(u, v) + \frac{C(u)C(v)}{\sqrt{ab}} \sum_{(x, y) \in \mathcal{R} \setminus \mathcal{R}_k} \mathcal{S}(x, y)$$
$$\cos\left(\frac{(2x+1)u\pi}{2a}\right) \cos\left(\frac{(2y+1)v\pi}{2b}\right)$$



Fig. 2. Load distribution diagram of a classical method.

for all $(u, v) \in \mathcal{R}_k$.

A γ th-order computational data set S^{γ} can be partitioned into a list of subsets $S_0 \times S^{\gamma-1}, S_1 \times$ $S^{\gamma-1}, \ldots, S_m \times S^{\gamma-1}$. Each processor P_k deals with the γ dimension data set $S_k \times S^{\gamma-1}$ for $0 \le k \le m$. Each data set $S_k \times S^{\gamma-1}$ can be partitioned into $2^{\gamma-1}$ subsets { $S_k \times X_1 \times$ $X_2 \times \cdots \times X_{\gamma-1}$ } where $X_j = S_k$ or $X_j = S \setminus S_k$ for $1 \le j \le \gamma - 1$. Each processor P_k obtains the data set S_k at the first communication process, then computes the subset S_k^{γ} . While P_k is computing, it iteratively receives the data set $S \setminus S_k$ and computes the data set $S_k \times S^{\gamma-1} - S_k^{\gamma}$.

Let $F_k(s_1s_2...s_{\gamma}) = F(\chi_1, \chi_2, ..., \chi_{\gamma})$ be a part of the number of processing steps for the subset S_k where $\chi_j = S_k$ if $s_j = 1$ or $\chi_j = S \setminus S_k$ if $s_j = 0$ for $1 \le j \le \gamma$. For the convenience of specification of the algorithms, the binary number $s_1s_2...s_{\gamma}$ can be converted into a decimal number. For example, $F_k(14) = F_k(1110) =$ $F(S_k, S_k, S_k, S \setminus S_k)$. Each processor P_k computes

$$F\left(\mathcal{S}_{k}, \overbrace{\mathcal{S}, \ldots, \mathcal{S}}^{\gamma-1}\right) = \sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_{k}\left(j\right)$$

processing steps for the data set $S_k \times S^{\gamma-1}$.

The following property is used in the analysis.

PROPOSITION 1 Suppose that x_1 is the largest real root to the equation $f(x) = \sum_{i=1}^{n} a_i x^i = 0 (a_n \neq 0)$. If $a_n > 0$, then f(x) > 0 for $x \in (x_1, \infty)$. If $a_n < 0$, then f(x) < 0 for $x \in (x_1, \infty)$.

III. CLASSICAL METHOD

The classical divisible load distribution method [57] on a single-level tree network of m + 1 processors divides the entire load into m + 1 fractions. The processor P_0 is assumed to be the initial processor that begins the computation and communication. In the first step, P_0 computes a fractional load and simultaneously transmits another fractional load to each child. In the second step, processors P_1, P_2, \ldots, P_m compute a fractional load. Fig. 2 presents the load distribution diagram of a classical method. The classical method assumes that the number of processing steps for a fractional load with size $\alpha_i L$ in the processor P_i is only $F_i (2^{\gamma} - 1) = (\alpha_i L)^{\gamma}$ [37], [38], [57], [60]. The remaining processing steps are the postprocessing steps. However, as number of fractional loads increases, the postprocessing step increases. Therefore, it performs poorly. Hung and Robertazzii [37] and Suresh et al. [57] show that their asymptotic speed-up for a second-order computational load is $(m + 1)^2$. That is because the postprocessing steps are not taken into account. For example, we assume that the transmitting time is neglected and the time to process a processing step is one. We have m + 1 units of load that distribute to m + 1 processors. Then, each processor has a unit of load. In this case, the papers [37], [57] show that the parallel processing time is one and the speed-up is $(m + 1)^2$. However, the number of the postprocessing steps is $(m + 1)^2 - (m + 1)$. The parallel processing time should be $1 + (m + 1)^2 - (m + 1)$ and the speed-up should be $\frac{(m+1)^2}{1+(m+1)^2-(m+1)}$. In fact, the optimal solution is that each processor evenly computes the same size of loads and all processors finish computing at the same time. Therefore, each processor computes m + 1 processing steps evenly and finishes at the same time which is optimal and the speed-up is m + 1. In other words, the maximal speed-up of m + 1 processors for any distribution method is at most m + 1. Additionally, the classical model suffers from following problems: 1) it omits many of the processing steps for the load; 2) it keeps high-order functions for which it is difficult to find a general solution for the size of fractional loads and yield only an approximate solution to distribute fractional loads. In this work, the number of processing steps of the novel method for a fractional load with size $\alpha_i L$ is $\sum_{j=2^{\gamma-1}}^{2^{\gamma-1}} F_i(j) = \alpha_i L^{\gamma}$ that includes complete processing steps. According to this method, we only need to solve a low-order recursive equation and can easily find a general solution.

Since the classical model yield only an approximate solution, exact closed-form expressions for the parallel processing time and speed-up cannot be obtained. However, if the computation speed is significantly less than the communication link speed, the communication time for transmitting load can be neglected and the load can be evenly distributed over all processors. Therefore, the following theorem shows the parallel processing time and speedup of algorithm \mathbb{C} (Classical method) with the classical model.

THEOREM 1 If the computation speed is significantly less than the communication link speed (at least of the order of 10, $\beta_i \ge 10$), the parallel processing time of [57, Algorithm \mathbb{C}] is

$$T_{m+1}^{\mathbb{C}} = \left(1 - \sum_{i=1}^{m} \alpha_i^{\gamma}\right) L^{\gamma} A_0$$

where $\alpha_i = \alpha_0 \prod_{k=1}^i f_k^{1/\gamma}$, $\alpha_0 = \frac{1}{1 + \sum_{i=1}^m \prod_{k=1}^i f_k^{1/\gamma}}$, and $f_k = \frac{A_{k-1}}{A_k}$. If a homogeneous single-level tree network is considered, then the speedup is given as

Speedup^C_{m+1} =
$$\frac{L^{\gamma}A}{T_{m+1}^{\mathbb{C}}} = \frac{(1+m)^{\gamma}}{(1+m)^{\gamma} - m}$$

where $A_i = A$ and $G_i = G$ for all i.

Since algorithm \mathbb{C} yields only an approximate solution to distribute fractional loads, this work compares with algorithm \mathbb{C} in Theorem 1.

IV. ALGORITHM

This section presents an algorithm S (Singleinstallment) whose goal is to use the new model with the single-installment technique to distribute a nonlinear load in a single-level tree. The pseudocode of the proposed method is given in algorithm S. A load distribution is feasible if the processor can receive the entire data set and no processor is idle after it has received the first subset. The following lemma shows a sufficient condition for a feasible load distribution.

LEMMA 2 A load distribution is feasible if $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i \ge 1 - \alpha_i$ for $1 \le i \le m$.

PROOF In the proposed algorithm, the processor P_i receives a fraction with size of $\alpha_i \sum_{j=0}^{n_i-1} (\alpha_i^{\gamma-1} L^{\gamma-1} \beta_i)^j$ after n_i communication steps (describe in Sections IV-A and IV-B.) A load distribution is feasible if the processor can receive the entire data set and no processor is idle after it has received the first subset. Therefore, the following inequality must be confirmed

$$1 \le \alpha_i \sum_{j=0}^{n_i-1} \left(\alpha_i^{\gamma-1} L^{\gamma-1} \beta_i \right)^j \tag{1}$$

for some $n_i \in \mathbb{N}$. According to the inequality (1), two cases must be considered: either $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i \ge 1$ or $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i < 1$. Here, in the case of $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i \ge 1$, inequality (1) can easily be verified for a certain $n_i \in \mathbb{N}$. For example, $n_i = \lceil 1/\alpha_i \rceil$ in the case of $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i = 1$. For $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i < 1$, the processor P_i can receive a fraction with size of

$$\lim_{n_i\to\infty}\alpha_i\sum_{j=0}^{n_i-1}\left(\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i\right)^j=\frac{\alpha_i}{1-\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i}$$

Therefore, the processor P_i can receive the entire data set if the following constraint is satisfied:

$$1 \leq \frac{\alpha_i}{1 - \alpha_i^{\gamma - 1} L^{\gamma - 1} \beta_i}$$

yielding the constraint $\alpha_i^{\gamma-1} L^{\gamma-1} \beta_i \ge 1 - \alpha_i$.

From Lemma 2, a processor P_i is a useless processor if $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i < 1 - \alpha_i$. Algorithm S uses a procedure \mathbb{PE} (Processor Elimination) to remove useless processors. Then, algorithm S performs the following three operations: 1) P_0 partitions the entire data set into m + 1 fractions and distributes *m* data subsets to each child; 2) while every processor computes its loads, P_0 transmits the remaining data subsets to all children until every processor has received the entire data set; and 3) every processor performs the remaining processing steps.

TABLE II Algorithm PE (Processor Elimination)

Algorithm 1 ALGORITHM PE (Processor Elimination)

Output: A set of child processors \mathcal{P} .

1:	$m = \mathcal{P} $
2.	$\alpha_0 = \frac{1}{1}$
2.	$1 + \sum_{i=1}^{m} \frac{L^{\gamma} A_0}{L^{\gamma} A_i + L G_i}$
3:	$\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{L^{\gamma} A_i + L G_i}$, where $1 \le i \le m$.
4:	repeat
5:	if $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i < 1-\alpha_i$ for some $i \in \{1, 2, \dots, m\}$ then
6:	find a processor P_i with minimal $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i + \alpha_i$.
7:	remove the processor P_i from \mathcal{P} and reorder
	$P_{j+1}, A_{j+1}, G_{j+1}$ to P_j, A_j, G_j for $i \leq j \leq m$.
8:	$m = \mathcal{P} $
9:	$\alpha_0 = \frac{1}{1}$
	$1 + \sum_{i=1}^{m} \frac{L^{TA_0}}{L^{\gamma}A_i + LG_i}$
10:	$\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{L^{\gamma} A_i + L G_i}$, where $1 \le i \le m$.
11:	until $\alpha_i^{\gamma-1} L^{\gamma-1} \beta_i \ge 1 - \alpha_i$ for all $i \in \{1, 2, \dots, \mathcal{P} \}$

TABLE III Algorithm S (<u>S</u>ingle-Installment)

ALGORITHM S (Single-installment) Output: A load distribution. 1: call Algorithm PE. $\frac{1}{1+\sum_{i=1}^{m}\frac{L^{\gamma}A_{0}}{L^{\gamma}A_{i}+LG_{i}}}$ 2: $\alpha_0 =$ 3: $\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{L^{\gamma} A_i + L G_i}$, where $1 \le i \le m$. 4: $\alpha_{i,1} = \min \left\{ \alpha_i^{\gamma} L^{\gamma-1} \beta_i, 1 - \alpha_i \right\}$, where $1 \le i \le m$. 5: for all $i = 0 \rightarrow m$ do in parallel if i = 0 then 6: 7: P_0 do the following two actions simultaneously. 1) computation 8: compute $\sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_0(j)$ processing steps for the corre-9: sponding data set $S_0 \times S^{\gamma-1}$. 10: 2) communication **2.1**) send the data set $S_i \subseteq S$ to child P_i where $1 \leq i \leq m$ 11: and $|\mathcal{S}_i| = \alpha_i L$. 12: **2.2**) send the data set $S_{i,1} \subseteq S \setminus S_i$ to child P_i where $1 \leq i \leq m$ and $|\mathcal{S}_{i,1}| = \alpha_{i,1}L$. 13: 2.3) send the rest of fractional loads to each processor until all processors receive the entire data set S.

- 14: else
- 15: receive the data set $S_i \subseteq S$ from P_0 where $|S_i| = \alpha_i L$.
- 16: compute $(\alpha_i L)^{\gamma}$ processing steps for the data set S_i^{γ} and receive the data set $S_{i,1} \subseteq S \setminus S_i$ from P_0 , where $|S_{i,1}| = \alpha_{i,1}L$.
- 17: $k_i = 1$
- 18: **repeat** 19: compute $\alpha_i^{\gamma-1} \alpha_{i,k_i} L^{\gamma}$ processing steps for the data set $S_i^{\gamma-1} \times S_{i,k_i}$, and receive the data set $S_{i,k_i+1} \subseteq$ $S \setminus \left(\bigcup_{k=0}^{k_i} S_{i,k} \cup S_i \right)$ from P_0 where $\alpha_{i,k_i+1} =$ $\min \left\{ \alpha_i^{\gamma-1} \alpha_{i,k_i} L^{\gamma-1} \beta_i, 1 - \alpha_i - \sum_{k=1}^{k_i} \alpha_{i,k} \right\}$ and $\left| S_{i,k_i+1} \right| = \alpha_{i,k_i+1} L$ if $\alpha_i + \sum_{k=1}^{k_i} \alpha_{i,k} < 1$. 20: $k_i = k_i + 1$ 21: **until** $\alpha_i + \sum_{k=1}^{k_i-1} \alpha_{i,k} = 1$ 22: compute $\sum_{j=2\gamma-1}^{2\gamma-3} F_i(j)$ processing steps for the corresponding data set.

A. Algorithm With Single Installment for Second-Order Complexity

This section considers the second-order computational load distribution. Fig. 3 presents the load distribution diagram obtained by using the proposed algorithm with

ALGORITHM FON (Finding Optimal Number)

Output: the optimal number of multi-installment ρ^* .

1: if the multicomputer system is heterogeneous. then $i = \arg\min_i \left\{ \alpha_i^{\gamma - 1} \beta_i \right\}.$ 2: 3: l = 0.4: repeat l = l + 15: $\alpha_{0} = \frac{1}{1 + (l+1)\sum_{i=1}^{m} \frac{L^{\gamma}A_{0}}{(l+1)L^{\gamma}A_{i} + LG_{i}}}$ 6: $\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{(l+1)L^{\gamma} A_i + LG_i}$ 7: until $T_{m+1,\rho=l}^{\mathbb{M}} \leq T_{m+1,\rho=l+1}^{\mathbb{M}}$ or $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i + \alpha_i < 1$. 8: 9: **else** 10: $\alpha \equiv \alpha_1$ where $\alpha_1 = \alpha_2 = \cdots = \alpha_m$. $\rho_1 = \frac{\hat{L}^{\gamma} \gamma^{-1} \sqrt{\beta \gamma} - 1}{(m+1)L^{\gamma-1}\beta}.$ 11: $\rho_{2} = \frac{\frac{-1+\sqrt{\frac{mL^{2}\gamma^{-1}A\beta}{(m+2)\max\{\theta_{cp},\theta_{cm}\}}}}{(m+1)L\gamma^{-1}\beta}}{\frac{-1+\sqrt{\frac{mL^{2}\gamma^{-1}A\beta}{(m+1)\max\{\theta_{cp},\theta_{cm}\}}}}{(m+1)L\gamma^{-1}\beta}}.$ 12: 13: $(m+1)L^{\gamma-1}\beta$ $LB = \lfloor \min \{\rho_1, \rho_2\} \rfloor.$ 14: $UB = \lceil \max{\{\rho_1, \rho_3\}} \rceil.$ 15: 16: $l = \max\{1, LB\} - 1.$ 17: repeat l = l + 118. 19. $\alpha_0 =$ $\overline{1+(l+1)\sum_{i=1}^{m}} \frac{L^{\gamma-1}\rho}{(l+1)L^{\gamma-1}\beta+1}$ $\underline{\alpha_0 L^{\gamma-1} \beta}$ $\begin{array}{l} \alpha = \frac{\alpha_0 L^{\gamma-\gamma}\beta}{(l+1)L^{\gamma-1}\beta+1} \\ \text{until } T^{\mathbb{M}}_{m+1,\rho=l} \leq T^{\mathbb{M}}_{m+1,\rho=l+1} \text{ or } \alpha^{\gamma-1}L^{\gamma-1}\beta + \alpha < 1 \text{ or } \\ l = UB. \end{array}$ 20: 21: 22: $\rho^* = l$.



ALGORITHM M (Multi-installment)

Output: A load distribution.

1: call Algorithm \mathbb{PE} with $\rho = 1$. 2: call Algorithm \mathbb{FON} . 3: $\alpha_0 =$ $\frac{1}{1+\rho\sum_{i=1}^m \frac{L^\gamma A_0}{\rho L^\gamma A_i + LG_i}}$ 4: $\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{\rho L^{\gamma} A_i + L G_i}$, where $1 \le i \le m$. 5: $\alpha_{i,1} = \min\left\{\alpha_i^{\gamma} L^{\gamma-1} \frac{A_i}{G_i}, 1 - \alpha_i\right\}$, where $1 \le i \le m$. 6: for all $i = 0 \to m$ do in parallel if i = 0 then 7: 8. the same as lines 7-13 of Algorithm S 9. else 10: the same as lines 15-21 of Algorithm $\ensuremath{\mathbb{S}}$ compute $\sum_{j=2\gamma-1}^{2\gamma-3} F_i(j) + \sum_{k=1}^{\rho-1} \sum_{j=2\gamma-1}^{2\gamma-1} F_{km+i}(j)$ 11: processing steps for the corresponding data set.



Fig. 3. Load distribution diagram of a proposed algorithm with $\gamma = 2$.

 $\gamma = 2$. While P_0 computes $(\alpha_0 L)^2 + \alpha_0 (1 - \alpha_0) L^2$ processing steps for processing the two-dimension data set $S_0 \times S$, P_0 successively transmits two data sets S_i and $S \setminus S_i$ to P_i where $1 \le i \le m$. After P_i receives the data set S_i with size $\alpha_i L$, it performs $(\alpha_i L)^2$ processing steps for processing the data set $S_i \times S_i$ and receives the data set $S_{i,1} \subseteq S \setminus S_i$. Since P_i only can receive a fragment of load with size $(\alpha_i L)^2 \beta_i$ while it preforms $(\alpha_i L)^2$ processing steps, the size of $S_{i,1}$ is at most $(\alpha_i L)^2 \beta_i$. Therefore, $|\mathcal{S}_{i,1}| = \alpha_{i,1}L = \min\{\alpha_i^2 L\beta_i, 1 - \alpha_i\}L$ where $(1 - \alpha_i)L$ is the size of $S \setminus S_i$. Generally, if P_i receives the data $S_{i,j}$ and has not received the complete data set (i.e., $S \setminus (\bigcup_{k=1}^{J} S_{i,k} \cup S_i) \neq \emptyset)$, then P_i computes $\alpha_i \alpha_{i,j} L^2$ processing steps for processing the data set $S_i \times S_{i,j}$ and receives the data $S_{i,j+1} \subseteq S \setminus (\bigcup_{k=1}^{J} S_{i,k} \cup S_i)$ with a size of $\alpha_{i,j+1}L = \min\{\alpha_i \alpha_{i,j}L\beta_i, 1 - \alpha_i - \sum_{k=1}^j \alpha_{i,k}\}L$. We repeat this procedure until P_i has received the complete data set. In conclusion, P_i computes $\alpha_i L^2 = (\alpha_i L)^2 + \alpha_i (1 - \alpha_i L)^2 + \alpha_i L)^$ $\alpha_i L^2$ processing steps for processing the data set $S_i \times S$. According to [8], the total time for processing the load is minimum only if all processors finish computing at the same time. For this purpose, the recursive equations for load distribution are as follows:

$$\alpha_0 L^2 A_0 = (\alpha_i L)^2 A_i + \alpha_i (1 - \alpha_i) L^2 A_i + \alpha_i L G_i$$

= $\alpha_i^2 L^2 A_i + \alpha_i (1 - \alpha_i) L^2 A_i + \alpha_i L G_i$
= $\alpha_i (\alpha_i + 1 - \alpha_i) L^2 A_i + \alpha_i L G_i$
= $\alpha_i L^2 A_i + \alpha_i L G_i$

which yields

$$\alpha_i = \frac{\alpha_0 L^2 A_0}{L^2 A_i + L G_i} \tag{2}$$

for i = 1, 2, ..., m. Since the set S is partitioned into a list $S_0, S_1, ..., S_m$ of subsets and $|S_i| = \alpha_i L$ for $0 \le i \le m$, $\sum_{i=0}^m \alpha_i L = L$. Therefore, substituting α_i from (2) in $\sum_{i=0}^m \alpha_i = 1$ gives

$$\alpha_0 = \frac{1}{1 + \sum_{i=1}^m \frac{L^2 A_0}{L^2 A_i + L G_i}}.$$

The following theorem explains the results.

THEOREM 3 For a single-level tree network with the root as the initial processor, we have

$$T_{m+1}^{\mathbb{S}} = \alpha_0 L^2 A_0 = \frac{L^2 A_0}{1 + \sum_{i=1}^m \frac{L^2 A_0}{L^2 A_i + L G_i}}.$$

If a homogeneous single-level tree network is considered, then the speedup is given as

Speedup^S_{m+1} =
$$\frac{L^2 A}{T_{m+1}^{\mathbb{S}}} = 1 + \frac{mL\beta}{L\beta + 1}$$

where $A_i = A$, $G_i = G$ and $\beta_i = \beta = \frac{A}{G}$ for all *i*. Its asymptotic speed-up is $\lim_{L\to\infty} S_{m+1}^{\mathbb{S}} = m+1$.

B. Algorithm With Single Installment for γ th-Order Complexity

This section discusses the γ th-order computational load distribution. While P_0 performs $\alpha_0 L^{\gamma}$ processing steps for processing the γ -dimension data set $S_0 \times S^{\gamma-1}$, P_0 successively transmits two data sets S_i and $S \setminus S_i$ to each P_i where $1 \le i \le m$. After P_i has received the data set S_i , it performs $(\alpha_i L)^{\gamma}$ processing steps for processing the data set S_i^{γ} and receives the data $S_{i,1} \subseteq S \setminus S_i$, where $|\mathcal{S}_i| = \alpha_i L$ and $|\mathcal{S}_{i,1}| = \alpha_{i,1} L = \min\{\alpha_i^{\gamma} L^{\gamma-1} \beta_i, 1-\alpha_i\} L$. If P_i receives the data $S_{i,j}$ but has not yet received the entire data set, then P_i computes $\alpha_i^{\gamma-1}\alpha_{i,j}L^{\gamma}$ processing steps for processing the data set $S_i^{\gamma-1} \times S_{i,j}$ and receives the data $\mathcal{S}_{i,j+1} \subseteq \mathcal{S} \setminus (\bigcup_{k=0}^{j} \mathcal{S}_{i,k} \cup \mathcal{S}_{i})$ with a size of $\alpha_{i,j+1}L = \min\{\alpha_{i}^{\gamma-1}\alpha_{i,j}L^{\gamma-1}\beta_{i}, 1-\alpha_{i}-\sum_{k=1}^{j}\alpha_{i,k}\}L$. The iteration is continued until P_i has received the entire data set. According to the above procedure, P_i performs a set of processing steps $\{F_i(2^{\gamma} - 1), F_i(2^{\gamma} - 2)\}$. Since P_i has the entire data set, P_i performs a set of processing steps $\{F_i(2^{\gamma}-3), F_i(2^{\gamma}-4), \dots, F_i(2^{\gamma-1})\}$ for the corresponding γ -dimension data set, where $0 \leq i \leq m$.

As determined in the above step, the number of processing steps of P_i is

$$\sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_i(j) = \alpha_i \left(\alpha_i^{\gamma-1} + C_1^{\gamma-1} \alpha_i^{\gamma-2} (1-\alpha_i) + \cdots + C_{\gamma-2}^{\gamma-1} \alpha_i (1-\alpha_i)^{\gamma-2} + (1-\alpha_i)^{\gamma-1} \right) L^{\gamma}$$

= $\alpha_i (\alpha_i + 1 - \alpha_i)^{\gamma-1} L^{\gamma}$
= $\alpha_i L^{\gamma}.$

The total number of processing steps is $\sum_{k=0}^{m} \sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_k(j) = L^{\gamma}$. Fig. 4 presents the load distribution diagram of the proposed algorithm with $\gamma \ge 3$. For the purpose of minimum processing time, the recursive equations for load distribution are as follows:

$$\alpha_0 L^{\gamma} A_0 = \sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_i(j) A_i + \alpha_i L G_i$$
$$= \alpha_i L^{\gamma} A_i + \alpha_i L G_i$$

which yields

$$\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{L^{\gamma} A_i + L G_i} \tag{3}$$

for i = 1, 2, ..., m. Substituting α_i from (3) in $\sum_{i=0}^{m} \alpha_i = 1$ yields

$$\alpha_0 = \frac{1}{1 + \sum_{i=1}^{m} \frac{L^{\nu} A_0}{L^{\nu} A_i + L G_i}}.$$

The following theorems explain these results.

THEOREM 4 For a single-level tree network with the root as the initial processor, we have

$$T_{m+1}^{\mathbb{S}} = \alpha_0 L^{\gamma} A_0 = \frac{L^{\gamma} A_0}{1 + \sum_{i=1}^{m} \frac{L^{\gamma} A_0}{L^{\gamma} A_i + LG_i}}$$



Fig. 4. Load distribution diagram of the proposed algorithm for $\gamma \ge 3$.

If a homogeneous single-level tree network is considered, then the speedup is given as follows:

Speedup^S_{m+1} =
$$\frac{L^{\gamma}A}{T^{S}_{m+1}} = 1 + \frac{mL^{\gamma-1}\beta}{L^{\gamma-1}\beta+1}$$

where $A_i = A$, $G_i = G$, and $\beta_i = \beta = \frac{A}{G}$ for all *i*. Its asymptotic speed-up is $\lim_{L\to\infty} S_{m+1}^{\mathbb{S}} = m + 1$.

Since algorithm \mathbb{C} yield only an approximate solution, algorithm \mathbb{C} cannot be compared with algorithm \mathbb{S} in a mathematical method. However, algorithm \mathbb{C} can evenly distribute the load over all processors if $\beta \geq 10$. Therefore, we have the following theorem.

THEOREM 5 For algorithms \mathbb{C} and \mathbb{S} without start-up costs, Speedup^S_{m+1} \geq Speedup^C_{m+1} for $L, m \geq 1$ and $\beta \geq 10$ on homogeneous single-level tree networks.

PROOF Consider the case in which $L, m \ge 1$ and $\beta \ge 10$. The inequality LHS = $1 + \frac{mL^{\gamma-1}\beta}{L^{\gamma-1}\beta+1} \ge \frac{(1+m)^{\gamma}}{(1+m)^{\gamma}-m} =$ RHS must be proved. Since RHS is decreasing in γ and LHS is increasing in L and β , only $1 + \frac{10m}{11} \ge \frac{(1+m)^2}{(1+m)^2-m}$ need to be probed. The inequality $1 + \frac{10m}{11} \ge \frac{(1+m)^2}{(1+m)^2-m}$ is equivalent to $10m^2 + 10m - 1 \ge 0$. Solving $10m^2 + 10m - 1 = 0$ yields roots of 0.0916 and -1.0916. According to Proposition 1, the inequality $1 + \frac{10m}{11} \ge \frac{(1+m)^2}{(1+m)^2-m}$ holds if $m \ge 0.0916$.

V. ALGORITHM WITH MULTIPLE INSTALLMENTS

This section elucidates the γ th-order computational load distribution with reference to the multiple-installments technique. Algorithm \mathbb{M} (<u>M</u>ulti-installment) includes the pseudocode of the proposed method. First, algorithm \mathbb{M} calls algorithm \mathbb{PE} with $\rho = 1$ to remove useless processors. Next, algorithm \mathbb{FON} (<u>Finding Optimal Number</u>) searches for the optimal number of installments ρ . Each child processor deals with ρ data sets. The entire load *S* can be partitioned into $\rho m + 1$ fractions $S_0, S_1, \ldots, S_{\rho m}$ where $|S_{km+i}| = \alpha_i L$ for $0 \le k < \rho$ and $1 \le i \le m$. The processor P_0 deals with the data set $S_0 \times S^{\gamma-1}$ and the processor

 P_i deals with the data sets $S_{km+i} \times S^{\gamma-1}$ for $0 \le k < \rho$ and $1 \le i \le m$. As P_0 is computing $\alpha_0 L^{\gamma}$ processing steps for the data set $S_0 \times S^{\gamma-1}$, the proposed algorithm performs the following two steps. The first step is formally analogous to the γ th-order computational load distribution in the Section IV-B. Hence, each processor P_i performs $\alpha_i L^{\gamma}$ processing steps for the data set $S_i \times S^{\gamma-1}$ and has received the entire data set. In the second step, each processor P_i immediately computes $\sum_{k=1}^{\rho-1} \sum_{j=2^{\gamma-1}}^{2^{\gamma}-1} F_{km+i}(j)$ processing steps for the data set $\bigcup_{k=1}^{\rho-1} (S_{km+i} \times S^{\gamma-1})$ where $1 \le i \le m$. Based on the above steps, the recursive equations for load distribution are as follows:

$$\alpha_0 L^{\gamma} A_0 = \rho \alpha_i L^{\gamma} A_i + \alpha_i L G_i, i = 1, 2, \dots, m$$

which yields

$$\alpha_i = \frac{\alpha_0 L^{\gamma} A_0}{\rho L^{\gamma} A_i + L G_i} \tag{4}$$

for i = 1, 2, ..., m. Since the set S is partitioned into a list $S_0, S_1, ..., S_{\rho m}$ of subsets and $|S_{km+i}| = \alpha_i L$ for $0 \le k < \rho$ and $1 \le i \le m, \alpha_0 + \rho \sum_{i=1}^m \alpha_i = 1$. Therefore, substituting α_i from (4) in $\alpha_0 + \rho \sum_{i=1}^m \alpha_i = 1$ gives

$$\alpha_0 = \frac{1}{1 + \rho \sum_{i=1}^{m} \frac{L^{\gamma} A_0}{\rho L^{\gamma} A_i + L G_i}}.$$
 (5)

EXAMPLE 2 Assume that L = 100, $\gamma = 2$, $\rho = 2$, $A_0 = 1$, $A_1 = 1.2$, $A_2 = 1.5$, $A_3 = 2$, $G_1 = 0.1$, $G_2 = 0.2$, $G_3 = 2$. Fig. 5 presents the load distribution diagram of the algorithm M. According to (5) and (4), the fractions of the load are $\alpha_0 = 0.3337$, $\alpha_1 = 0.1390$, $\alpha_2 = 0.1112$, and $\alpha_3 = 0.0830$. The entire load *S* can be partitioned into S_0, S_1, \ldots, S_6 where $|S_0| = \alpha_0 L = 33.37$, $|S_1| = |S_4| = \alpha_1 L = 13.90$, $|S_2| = |S_5| = \alpha_2 L = 11.12$, and $|S_3| = |S_6| = \alpha_3 L = 8.30$. Since $\alpha_1^{\gamma-1} L^{\gamma-1} A_1/G_1 = 166.8 > 1 - \alpha_1 = 0.86$, $\alpha_2^{\gamma-1} L^{\gamma-1} A_2/G_2 = 83.4 > 1 - \alpha_2 = 0.89$ and $\alpha_3^{\gamma-1} L^{\gamma-1} A_3/G_3 = 8.3 > 1 - \alpha_3 = 0.92$, this load distribution is feasible. The processing is $\alpha_0 L^{\gamma} A_0 = 0.3337 \times 100^2 \times 1 = 3337$. The processor P_0 computes $F(S_0, S)$ processing steps for the data set $S_0 \times S$



Fig. 5. Example of algorithm M with parameters L = 100, $\gamma = 2$, $\rho = 2$, $A_0 = 1$, $A_1 = 1.2$, $A_2 = 1.5$, $A_3 = 2$, $G_1 = 0.1$, $G_2 = 0.2$, $G_3 = 2$.

and the processor P_i computes $F(S_i, S) + F(S_{i+3}, S)$ processing steps for the data sets $S_i \times S$ and $S_{i+3} \times S$ where $1 \le i \le 3$.

In the first communication, P_0 transmits the data sets S_1 , S_2 , and S_3 to P_1 , P_2 , and P_3 , respectively. While processors P_1 , P_2 , P_3 respectively computes the data set $S_1 \times S_1$, $S_2 \times S_2$, and $S_3 \times S_3$, they start the second communication. Since $\alpha_1^{\gamma} L A_1 / G_1 = 23.18 > 1 - 1000$ $\alpha_1 = 0.86$ and $\alpha_2^{\gamma} L A_2 / G_2 = 9.27 > 1 - \alpha_2 = 0.89$, P_1 and P_2 can receive the data sets $S_{1,1} = S \setminus S_1$ and $S_{2,1} = S \setminus S_2$, respectively. After P_1 and P_2 have computed the data set $S_1 \times S_1$ and $S_2 \times S_2$, they perform $F(\mathcal{S}_1, \mathcal{S}_{1,1}) = \alpha_1 \alpha_{1,1} L^2 = \alpha_1 (1 - \alpha_1) L^2$ processing steps and $F(S_2, S_{2,1}) = \alpha_2 \alpha_{2,1} L^2 = \alpha_2 (1 - \alpha_2) L^2$ processing steps, respectively. However, since $\alpha_3^{\gamma} LA_3/G_3 = 0.69 <$ $0.92 = 1 - \alpha_3$, P_3 only receives a data set $S_{3,1} \subseteq S \setminus$ S_3 with a size of $\alpha_{3,1}L = 68.91$. While P_3 computes $F(S_3, S_{3,1}) = \alpha_3 \alpha_{3,1} L^2$ processing steps for the data set $S_3 \times S_{3,1}$, it receives the data set $S_{3,2} = S \setminus (S_{3,1} \cup S_3)$ with a size of $\alpha_{3,2}L = (1 - \alpha_3 - \alpha_{3,1})L = 22.79$. After P_3 has received the data set $S_{3,2}$, it performs $F(S_3, S_{3,2}) =$ $\alpha_3 \alpha_{3,2} L^2$ processing steps for the data set $S_3 \times S_{3,2}$. Each child processor has received the entire data set at the first installment, that is, $S_1 \cup S_{1,1} = S_2 \cup S_{2,1} = S_3 \cup S_{3,1} \cup$ $S_{3,2} = S$. Then, each child processor immediately computes the second installment after it has finished its first installment.

The following theorems explain the results.

THEOREM 6 For a single-level tree network with the root as the initial processor, we have

$$T_{m+1,\rho}^{\mathbb{M}} = \alpha_0 L^{\gamma} A_0 = \frac{L^{\gamma} A_0}{1 + \rho \sum_{i=1}^{m} \frac{L^{\gamma} A_0}{\rho L^{\gamma} A_i + L G_i}}.$$

A homogeneous single-level tree network is considered, where $A_i = A$, $G_i = G$, and $\beta_i = \beta = \frac{A}{G}$ for all *i*. The speedup is given as

Speedup^{$$\mathbb{M}$$}_{*m*+1} = $\frac{L^{\gamma}A}{T^{\mathbb{M}}_{m+1,\rho}} = 1 + \frac{\rho m L^{\gamma-1}\beta}{\rho L^{\gamma-1}\beta + 1}.$

Its asymptotic speed-up is $\lim_{\rho \to \infty} S_{m+1}^{\mathbb{M}} = m + 1$.

THEOREM 7 For algorithms S and \mathbb{M} without start-up costs, Speedup^{\mathbb{M}}_{m+1} \geq Speedup^{\mathbb{S}}_{m+1} for $\rho \geq 1$ on homogeneous single-level tree networks.

PROOF The inequality $1 + \frac{\rho m L^{\gamma-1}\beta}{\rho L^{\gamma-1}\beta+1} \ge 1 + \frac{m L^{\gamma-1}\beta}{L^{\gamma-1}\beta+1}$ holds for $\rho \ge 1$. The proof is complete.

A. Algorithms With Start-Up Costs

This section considers the computation start-up cost θ_{cp} and communication start-up cost θ_{cm} . In the affine cost model, the computation time and the communication time of a load *L* are $\theta_{cp} + LA$ and $\theta_{cm} + LG$, respectively, where *G* is the time to transmit a unit of load and *A* is the time to process a processing step. For analyzing the influence of start-up costs, the number of communications needs to be known. The minimum number of communications can be obtained by the following lemma.

LEMMA 8 For a single-level tree network with the root as the initial processor, the minimum number of communications that are required to transfer the entire data set to P_i is

$$n_{i}^{*} = \begin{cases} \frac{\ln\left(\frac{\alpha_{i}^{\gamma-1}L^{\gamma-1}\beta_{i}-1}{\alpha_{i}}+1\right)}{\ln\left(\alpha_{i}^{\gamma-1}L^{\gamma-1}\beta_{i}\right)} & \text{if } \alpha_{i}^{\gamma-1}L^{\gamma-1}\beta_{i} \neq 1\\ 1/\alpha_{i} & \text{if } \alpha_{i}^{\gamma-1}L^{\gamma-1}\beta_{i} = 1. \end{cases}$$

PROOF The processor P_i receives a fraction of load with size $\alpha_i \left(\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i\right)^j L$ at (j + 1)th communication. Since P_i needs to receive the entire data set, the following constraint must be satisfied:

$$L \leq lpha_i \sum_{j=0}^{n_i-1} \left(lpha_i^{\gamma-1} L^{\gamma-1} eta_i
ight)^j L$$

If $\alpha_i^{\gamma-1} L^{\gamma-1} \beta_i \neq 1$, $\ln\left(\frac{\alpha_i^{\gamma-1} L}{2}\right)$

$$n_i \geq \frac{\ln\left(\frac{\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i-1}{\alpha_i}+1\right)}{\ln\left(\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i\right)}.$$

If $\alpha_i^{\gamma-1}L^{\gamma-1}\beta_i = 1$, $n_i \ge 1/\alpha_i$. The minimum number of communications is the lower bound of the above inequalities.

Considering the start-up costs, the parallel processing time of algorithm \mathbb{M} can be obtained by the following theorem.

THEOREM 9 For a single-level tree network with the root as the initial processor, we have

$$T_{m+1,\rho}^{\mathbb{M}} = \frac{L^{\gamma} A_{0}}{1 + \rho \sum_{i=1}^{m} \frac{L^{\gamma} A_{0}}{\rho L^{\gamma} A_{i} + L G_{i}}} + \theta_{\rm cp} + \theta_{\rm cm} + \max_{i=1}^{m} \left\{ \left\lceil n_{i}^{*} \right\rceil - 1 \right\} \max \left\{ \theta_{\rm cp}, \theta_{\rm cm} \right\}.$$

If a homogeneous single-level tree network is considered, where $A_i = A$, $G_i = G$, and $\beta_i = \beta = \frac{A}{G}$ for all *i*. The speedup is given as

Speedup^{$$\mathbb{M}$$}_{*m*+1} = $\frac{L^{\gamma}A + \theta_{cp}}{T^{\mathbb{M}}_{m+1,\rho}}$.

PROOF Assume that $i = \arg \min_i \left\{ \alpha_i^{\gamma-1} \beta_i \right\}$. We have $n_i^* \ge n_j^*$ for $j \in \{1, \dots, m\}$. The parallel processing time comprises a communication start-up cost in the first communication, $(n_i^* - 1) \max \left\{ \theta_{cp}, \theta_{cm} \right\}$ start-up costs for the receiving of the rest of the data set, and a computation start-up cost for the remaining processing steps.

When the start-up costs are considered, the performance may decline as the number of installments exceeds a certain value. The optimal number of installments needs to be found. However, the optimal number of installments is difficult to determine. Therefore, this work finds a range for searching an optimal number of installments. We use $U_{m+1,\rho}$ and $L_{m+1,\rho}$ in the analysis where

$$U_{m+1,\rho} = \frac{L^{\gamma}A_{0}}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma}A_{0}}{\rho L^{\gamma}A_{i}+LG_{i}}} + \theta_{cp} + \theta_{cm}$$
$$+ \max_{i=1}^{m} \{n_{i}^{*}\} \max \{\theta_{cp}, \theta_{cm}\},$$
$$L_{m+1,\rho} = \frac{L^{\gamma}A_{0}}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma}A_{0}}{\rho L^{\gamma}A_{i}+LG_{i}}} + \theta_{cp} + \theta_{cm}$$
$$+ \max_{i=1}^{m} \{n_{i}^{*}-1\} \max \{\theta_{cp}, \theta_{cm}\}.$$

In fact, $L_{m+1,\rho} \leq T_{m+1,\rho}^{\mathbb{M}} \leq U_{m+1,\rho}$. We have $U_{m+1,\rho} - L_{m+1,\rho} = \max \left\{ \theta_{cp}, \theta_{cm} \right\}$ and $\frac{d}{d\rho} U_{m+1,\rho} = \frac{d}{d\rho} L_{m+1,\rho}$. Let

$$\rho_{1} = \frac{L^{\gamma} \sqrt[\gamma-1]{\beta}^{\gamma} - 1}{(m+1) L^{\gamma-1} \beta},$$

$$\rho_{2} = \frac{-1 + \sqrt{\frac{mL^{2\gamma-1}A\beta}{(m+2)\max\{\theta_{cp}, \theta_{cm}\}}}}{(m+1) L^{\gamma-1} \beta},$$

and

$$\rho_{3} = \frac{-1 + \sqrt{\frac{mL^{2\gamma-1}A\beta}{(m+1)\max\{\theta_{cp},\theta_{cm}\}}}}{(m+1)L^{\gamma-1}\beta}$$

The bound on the optimal number of installments is as follows.

LEMMA 10 For a homogeneous single-level tree network with the root as the initial processor, the optimal number of installments can be found in the following range:

$$\min\left\{\rho_1, \rho_2\right\} \le \rho^* \le \max\left\{\rho_1, \rho_3\right\}$$

where $A_i = A$, $G_i = G$, $\beta_i = \beta = \frac{A}{G}$, $\alpha_i = \alpha$, and $n_i^* = n^*$ for all $1 \le i \le m$.

PROOF Solving $\alpha^{\gamma-1}L^{\gamma-1}\beta = 1$ for ρ yields the root ρ_1 . According to (4), the fraction α_i is decreasing in ρ for $1 \le i \le m$. So, $\alpha^{\gamma-1}L^{\gamma-1}\beta$ is decreasing in ρ . In other words, $\alpha^{\gamma-1}L^{\gamma-1}\beta \ge 1$ at $\rho \le \rho_1$ and $\alpha^{\gamma-1}L^{\gamma-1}\beta < 1$ at $\rho > \rho_1$.

By Lemma 8, $n^* = 1/\alpha$ at $\rho = \rho_1$. Since $\alpha^{\gamma-1}L^{\gamma-1}\beta$ is decreasing in ρ , n^* is increasing in ρ . Because $n^* = 1/\alpha$ in $\rho = \rho_1$ and n^* is increasing in ρ , $n^* \le 1/\alpha$ in $\rho \le \rho_1$ and $n^* > 1/\alpha$ in $\rho > \rho_1$. We consider an upper bound of $U_{m+1,\rho}$ in the case of $\alpha^{\gamma-1}L^{\gamma-1}\beta \ge 1$. Since $n^* \le 1/\alpha$ at $\rho \le \rho_1$, the following inequality applies:

$$U_{m+1,\rho} \leq \frac{L^{\gamma}A}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma-1}\beta}{\rho L^{\gamma-1}\beta+1}} + \theta_{\rm cp} + \theta_{\rm cm} + \frac{1}{\alpha}\max\left\{\theta_{\rm cp}, \theta_{\rm cm}\right\}$$
$$= \operatorname{RHS}_{1} \tag{6}$$

at $\rho \leq \rho_1$. Moreover, we consider a lower bound $L_{m+1,\rho}$ in the case of $\alpha^{\gamma-1}L^{\gamma-1}\beta < 1$. Since $n^* > 1/\alpha$ at $\rho > \rho_1$, the following inequality holds:

$$L_{m+1,\rho} > \frac{L^{\gamma}A}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma-1}\beta}{\rho L^{\gamma-1}\beta+1}} + \theta_{\rm cp} + \theta_{\rm cm} + \left(\frac{1}{\alpha} - 1\right)\max\left\{\theta_{\rm cp}, \theta_{\rm cm}\right\}$$
$$= \text{RHS}_2 \tag{7}$$

at $\rho > \rho_1$.

By carefully inspecting the formulas $T_{m+1,\rho}^{\mathbb{M}}$, $U_{m+1,\rho}$, $L_{m+1,\rho}$, RHS₁ and RHS₂, they have a same term

$$\frac{L^{\gamma}A}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma-1}\beta}{\rho L^{\gamma-1}\beta+1}}+\theta_{\rm cp}+\theta_{\rm cm}.$$

We call this term as the decreasing term. The decreasing term is decreasing in ρ . The remaining terms in $T_{m+1,\rho}^{\mathbb{M}}$, $U_{m+1,\rho}$, $L_{m+1,\rho}$, RHS₁, and RHS₂ are increasing in ρ . Therefore, the bound of optimal number of installments can be obtained by analyzing RHS₁ and RHS₂.

Since $U_{m+1,\rho} - L_{m+1,\rho} = \max \{\theta_{cp}, \theta_{cm}\}$, the point with slope of $-\max \{\theta_{cp}, \theta_{cm}\}$ in RHS₁ needs to be found. Solving $\frac{d}{d\rho}$ RHS₁ = $-\max \{\theta_{cp}, \theta_{cm}\}$ yields a single feasible root ρ_2 (the other is negative.) Solving $\frac{d}{d\rho}$ RHS₁ = 0 yields the root ρ_3 . Solving $\frac{d}{d\rho}$ RHS₂ = 0 also yields the root ρ_3 . Since $\frac{d}{d\rho}$ RHS₁ is nondecreasing in ρ , $\rho_2 \le \rho_3$. Therefore, three cases must be considered.

1) $\rho_2 \le \rho_3 \le \rho_1$.

- 2) $\rho_2 \le \rho_1 \le \rho_3$.
- 3) $\rho_1 \le \rho_2 \le \rho_3$.

In case 1, the slope of RHS₁ is at most $-\max \{\theta_{cp}, \theta_{cm}\}$ in $\rho \leq \rho_2$. Since $n^* \leq 1/\alpha$ in $\rho \leq \rho_1$ and the decreasing terms in $U_{m+1,\rho}$, $L_{m+1,\rho}$ and RHS₁ are the same, the slopes of $U_{m+1,\rho}$ and $L_{m+1,\rho}$ are less than the those of RHS₁ in $\rho \leq \rho_1$. The following inequality can be obtained $U_{m+1,\rho+1} \leq U_{m+1,\rho+1} \leq U_{m+1,\rho+1} \leq L_{m+1,\rho} \leq T_{m+1,\rho}^{\mathbb{M}}$ in $\rho < \rho_2$. Therefore, $T_{m+1,\rho+1}^{\mathbb{M}} \leq U_{m+1,\rho+1} \leq L_{m+1,\rho} \leq T_{m+1,\rho}^{\mathbb{M}}$ in $\rho < \rho_2$ is obtained. Since the parallel processing time $T_{m+1,\rho}^{\mathbb{M}}$ is nonincreasing in $\rho \leq \rho_2$, so the optimal number of installments ρ^* is greater than or equal to ρ_2 . Since RHS₂ is increasing in $\rho > \rho_1$ ($\because \rho_3 \leq \rho_1$) and $1/\alpha < \lceil n_i^* \rceil$ in $\rho > \rho_1$, $T_{m+1,\rho}^{\mathbb{M}}$ is also increasing in $\rho > \rho_1$ and the global minimum point of $T_{m+1,\rho}^{\mathbb{M}}$ is less than or equal to ρ_1 . Therefore, the optimal number of installments ρ^* is less than or equal to ρ_1 .

In case 2, as in case 1, the optimal number of installments ρ^* is greater than or equal to ρ_2 . Since RHS₂ is increasing in $\rho > \rho_3$ and $1/\alpha \le \lceil n_i^* \rceil$ in $\rho > \rho_3 \ge \rho_1$, the global minimum point of $T_{m+1,\rho}^{\mathbb{M}}$ is less than or equal to ρ_3 . Thus, the optimal number of installments ρ^* is less than or equal to ρ_3 .

In case 3, the slope of RHS₁ is at most $-\max \{\theta_{cp}, \theta_{cm}\}$ in $\rho \leq \rho_1$ ($: \rho_1 \leq \rho_2$). As in case 1, $T_{m+1,\rho}^{\mathbb{M}}$ is nonincreasing in $\rho \leq \rho_1$. Thus, the optimal number of installments ρ^* is greater than or equal to ρ_1 . Since RHS₂ is increasing in $\rho > \rho_3$ and $1/\alpha \leq \lceil n_i^* \rceil$ in $\rho > \rho_3 \geq \rho_1$, the global minimum point of $T_{m+1,\rho}^{\mathbb{M}}$ is less than or equal to ρ_3 . Therefore, the optimal number of installments ρ^* is less than or equal to ρ_3 .

The algorithm \mathbb{FON} is based on Lemmas 2 and 10 to search an optimal number of installments. Another way can be used to avoid the search policy with little loss in performance. That is, the number of installments ρ can be directly set as max $\{1, \lfloor \min \{\rho_1, \rho_2 \} \rfloor\}$ or max $\{1, \lceil \min \{\rho_1, \rho_2 \} \rfloor\}$. The following theorem shows that algorithm \mathbb{M} is not worse than algorithm \mathbb{S} if $\rho \in [1, \max \{1, \lfloor \min \{\rho_1, \rho_2 \} \rfloor\}$.

THEOREM 11 For algorithms \mathbb{S} and \mathbb{M} with start-up costs, $T_{m+1,\rho}^{\mathbb{M}} \leq T_{m+1}^{\mathbb{S}}$ or Speedup $_{m+1}^{\mathbb{M}} \geq$ Speedup $_{m+1}^{\mathbb{S}}$ for $\rho \in [1, \max\{1, \lfloor \min\{\rho_1, \rho_2\} \rfloor\}].$

PROOF From Lemma 10, $T_{m+1,\rho}^{\mathbb{M}}$ is nonincreasing in $\rho \in [1, \max\{1, \lfloor \min\{\rho_1, \rho_2\}\rfloor\}]$. Since $T_{m+1}^{\mathbb{S}} = T_{m+1,\rho=1}^{\mathbb{M}}$, the proof is complete.

Since n^* is increasing in the number of child processors, the performance may decline as the number of child processors exceeds a certain value. Therefore, this work finds a range for searching an optimal number of child processors.



Fig. 6. Speed-up of algorithms \mathbb{C} and \mathbb{S} with A = 10, G = 1, L = 500, and $\gamma = 2$.

Let

$$m_1 = \frac{\sqrt[\gamma-1]{\beta L}}{\rho} - \frac{1}{\rho\beta L^{\gamma-1}} - 1,$$

$$m_{2} = \frac{-1 + \sqrt{\frac{L^{2\gamma-1}A\rho\beta(L^{\gamma-1}\rho\beta+1)}{(\rho+1)\max\{\theta_{cp},\theta_{cm}\}}}}{L^{\gamma-1}\rho\beta} - 1,$$

$$m_{3} = \frac{-1 + \sqrt{\frac{L^{2\gamma-1}A\rho\beta(L^{\gamma-1}\rho\beta+1)}{\rho\max\{\theta_{cp},\theta_{cm}\}}}}{L^{\gamma-1}\rho\beta} - 1.$$

The bound on the optimal number of child processors is as follows.

LEMMA 12 For a homogeneous single-level tree network with the root as the initial processor, the optimal number of child processors can be found in the following range:

$$\min\{m_1, m_2\} \le m^* \le \max\{m_1, m_3\}$$

where $A_i = A$, $G_i = G$, $\beta_i = \beta = \frac{A}{G}$, $\alpha_i = \alpha$, and $n_i^* = n^*$ for all $1 \le i \le m$.

PROOF The proof is formally analogous to the proof of Lemma 10.

To avoid the search policy, the number of child processors m can be directly set as max $\{1, \lfloor \min\{m_1, m_2\} \rfloor\}$ or max $\{1, \lceil \min\{m_1, m_2\} \rceil\}$. According to Lemma 12, the following theorem shows that the performance of algorithm \mathbb{M} is nondecreasing in $m \in [1, \max\{1, \lfloor \min\{m_1, m_2\} \rfloor\}$.

THEOREM 13 For algorithm \mathbb{M} with start-up costs, $T_{m+1,\rho}^{\mathbb{M}} \leq T_m^{\mathbb{M}}$ or Speedup $_{m+1}^{\mathbb{M}} \geq$ Speedup $_m^{\mathbb{M}}$ for $m \in [1, \max\{1, \lfloor \min\{m_1, m_2\} \rfloor\}].$

VI. DISCUSSION OF RESULTS

This section compares the performance of the classical method with that of the proposed methods on a single level tree network. Fig. 6 plots the speed-ups of algorithms \mathbb{C} and \mathbb{S} without start-up costs. The speed-ups of algorithm \mathbb{C} is decreasing in *m* and reveals that the postprocessing steps are increasing in *m*. Since $L^{\gamma-1}\beta$ dominate the other terms in the speed-up equation of algorithm \mathbb{S} , the algorithm \mathbb{S} approaches its maximal speed-up of m + 1



Fig. 7. Speed-up of algorithms \mathbb{S} and \mathbb{M} with A = 0.05, G = 1, L = 500, $\gamma = 2$, $\theta_{cp} = 0.1$, $\theta_{cm} = 0.1$, and $\rho = 3$.



Fig. 8. Speed-up of algorithms S and M with A = 0.1, G = 1, L = 500, $\gamma = 2$, $\theta_{cp} = 20$, $\theta_{cm} = 20$, and $\rho = 3$.

when $L^{\gamma-1}\beta$ is very large. For example, the speed-up of algorithm \mathbb{S} reaches $1 + \frac{mL^{\gamma-1}\beta}{L^{\gamma-1}\beta+1} = 10.99$ at m = 10, which is very close to the asymptotic speed-up m + 1.

Next, the numerical results concerning the speedups of algorithms S and M are presented. The parallel processing time of algorithm M is com- $\frac{\frac{L^{\gamma}A_{0}}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma}A_{0}}{\rho L^{\gamma}A_{i}+LG_{i}}} \text{ and } \theta_{cp} + \theta_{cm} + \frac{L^{\gamma}A_{0}}{\rho L^{\gamma}A_{i}+LG_{i}}$ posed of two terms $\max_{i=1}^{m} \{ [n_i^*] - 1 \} \max \{ \theta_{cp}, \theta_{cm} \}$. The first term is decreasing in m and the second term is increasing in m. The start-up costs are small if the increase in the second term is less than the decrease in the first term, otherwise the start-up cost is large. Fig. 7 shows the results for small start-up costs. Both algorithms are very close to the optimal solution m + 1. The first terms of parallel processing time are 6291.4, 4203.5, 3156.1, 2526.6, 2106.4, 1806.1, and 1580.7 that are decreasing in m. The second terms of parallel processing time are 0.5, 0.5, 0.6, 0.7, 0.9, 1.2, and 2. The increment of the second term is less than the decrease of first term. Algorithm M consistently outperforms algorithm S when start-up costs are very small. For example, when the number of child processors is m = 7, the speedup of algorithm M is 7.8980, which is very close to the asymptotic value, whereas the speed-up of algorithm S is 7.7284. Since both algorithms are very close to m + 1, the outperformance of algorithm \mathbb{M} is not considerable. Fig. 8 shows the results for large start-up costs. For $m \ge 14$, the first terms of parallel processing time are 1677 and 1572 and the second terms of parallel processing time are 400 and 600. The increment in the second term is greater than the decrease in the first term which results in bad performance. The algorithm \mathbb{M} performs the worst when *m* is



Fig. 9. Speed-up of algorithm \mathbb{M} with A = 0.1, G = 1, $\gamma = 2$, $\theta_{cp} = 40$, $\theta_{cm} = 40$, and $\rho = 3$.



Fig. 10. Speed-up of algorithm \mathbb{M} with $A = 1, G = 1, \gamma = 2,$ $\theta_{cp} = 0.1, \theta_{cm} = 0.1, \text{ and } m = 15.$

large. For example, the algorithm \mathbb{M} outperforms the algorithm \mathbb{S} when *m* is small ($m \le 6$), whereas the algorithm \mathbb{S} performs best than the algorithm \mathbb{M} when *m* is large (m > 6). The start-up costs affected the algorithm \mathbb{M} more than the algorithm \mathbb{S} .

Fig. 9 shows the results for algorithm M with differently sized loads. As L increases, the speed-up of algorithm \mathbb{M} approaches m + 1 and is unaffected by start-up costs. According to the observation of Figs. 7 and 9, the algorithm $\mathbb M$ consistently outperforms the algorithm $\mathbb S$ when the load to be processed is very large or when the start-up costs are small. Moreover, the optimal number of child processors is in agreement with Lemma 12. For example, when L = 1000, the speed-up of algorithm M is nondecreasing in m < 28, consistent with Lemma 12, which states that the optimal number of child processors can be found in a range min $\{m_1 = 32.33, m_2 = 24.00\} \le m^* \le$ $\max \{m_1 = 32.33, m_3 = 27.86\}$. The cases of L = 500and L = 750 are also consistent with Lemma 12, which states that the optimal number of child processors can be found in ranges min $\{m_1 = 15.66, m_2 = 11.49\} \le m^* \le$ $\max\{m_1 = 15.66, m_3 = 13.43\}$ and $\min\{m_1 = 24.00, m_2\}$ $= 17.75\} \le m^* \le \max\{m_1 = 24.00, m_3 = 20.65\},\$ respectively.

Fig. 10 presents the numerical results concerning the speed-up of algorithm \mathbb{M} with differently sized loads. Also, the speed-up of algorithm \mathbb{M} approaches m+1 and is unaffected by start-up costs if L is very large. We assume that L is very large if the increment of the second term of parallel processing time $\theta_{cp} + \theta_{cm} + \max_{i=1}^{m} \{ \lceil n_i^* \rceil - 1 \} \max \{ \theta_{cp}, \theta_{cm} \}$ is less than the decrease in the first term of parallel processing time $\frac{L^{\gamma}A_0}{1+\rho\sum_{i=1}^{m}\frac{L^{\gamma}A_0}{\rho L^{\gamma}A_i+LG_i}}$. The optimal number of installments is in agreement with Lemma 10. For example, when L = 1000, the speed-up of algorithm \mathbb{M} is nondecreasing in $\rho \leq 36$, consistent with Lemma 10, which states that the optimal number of installments can be found in a range min { $\rho_1 = 62.50$, $\rho_2 = 5.87$ } $\leq \rho^* \leq \max \{\rho_1 = 62.50, \rho_3 = 6.05\}$. The cases of L = 500 and L = 750 are also consistent with Lemma 10, which states that the optimal number of installments can be found in ranges min{ $\rho_1 = 31.25, \rho_2 = 4.15$ } $\leq \rho^* \leq \max\{\rho_1 = 31.25, \rho_3 = 4.28\}$ and min{ $\rho_1 = 46.87, \rho_2 = 5.08$ } $\leq \rho^* \leq \max\{\rho_1 = 46.87, \rho_3 = 5.24\}$, respectively.

VII. CONCLUSION

This work proposed two algorithms S and M to distribute a divisible nonlinear load in a single-level tree network. The algorithm S employs the single-installment processing approach. The algorithm M applied the multi-installment processing approach to yield an improved non-linear load distribution on a single-level tree network. The closed-form solutions for parallel execution times and speed-ups, obtained by the proposed algorithms, are also derived. This work reveals that the performance of algorithm S improves the classical algorithm. This work finds two ranges to search an optimal number of installments and an optimal number of child processors when the computation and communication start-up costs are considered.

REFERENCES

- M. Adler, Y. Gong, and A. L. Rosenberg Optimal sharing of bags of tasks in heterogeneous clusters In *Proc. 15th Annu. ACM Symp. Parallel Algorithms Archit.*, 2003, vol. 3, pp. 1–10.
- [2] Y. Bai and R. C. Ward Parallel block tridiagonalization of real symmetric matrices *J. Parall. Distrib. Comput.*, vol. 68, no. 5, pp. 703–715, 2008.
- [3] S. Bataineh, T.-Y. Hsiung, and T. G. Robertazzi Closed form solutions for bus and tree networks of processors load sharing a divisible job *IEEE Trans. Comput.*, vol. 43, no. 10, pp. 1184–1196, Oct. 1994.
- [4] S. M. Bataineh Toward an analytical solution to task allocation, processor assignment, and performance evaluation of network processors *J. Parallel Distrib. Comput.*, vol. 65, no. 1, pp. 29–47, 2005.
- [5] O. Beaumont, L. Marchal, V. Rehn, and Y. Robert Fifo scheduling of divisible loads with return messages under the one-port model In *Proc. 20th Int. Parallel Distrib. Process. Symp.*, 2006, p. 14.
- [6] V. Bharadwaj, D. Ghose, and V. Mani Multi-installment load distribution in tree networks with delays *IEEE Trans. Aerosp. Electron. Syst.*, vol. 31, no. 2, pp. 555–567, Apr. 1995.
- [7] V. Bharadwaj and W. H. Min Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times *IEEE Trans. Parallel Distrib. Syst.*, vol. 15, no. 3, pp. 273–288, Mar. 2004.
- [8] V. Bharadwaj, T. G. Robertazzi, and D. Ghose Scheduling Divisible Loads in Parallel and Distributed Systems. Los Alamitos, CA, USA: IEEE Comput. Soc. Press, 1996.

- J. Błazewicz and M. Drozdowski Scheduling divisible jobs on hypercubes *Parallel Comput.*, vol. 21, no. 12, pp. 1945–1956, 1995.
- [10] J. Błazewicz and M. Drozdowski The performance limits of a two-dimensional network of loadsharing processors *Found. Comput. Decis. Sci.*, vol. 21, no. 1, pp. 3–15, 1996.
- [11] J. Błazewicz, M. Drozdowski, F. Guinand, and D. Trystram Scheduling a divisible task in a two-dimensional toroidal mesh *Discrete Appl. Math.*, vol. 94, no. 13, pp. 35–50, 1999.
- [12] J. Błazewicz, M. Drozdowski, and M. Markiewicz Divisible task scheduling–Concept and verification *Parallel Comput.*, vol. 25, no. 1, pp. 87–98, 1999.
- [13] B. D. Carlson, E. D. Evans, and S. L. Wilson Search radar detection and track with the hough transform. III. Detection performance with binary integration *IEEE Trans. Aerosp. Electron. Syst.*, vol. 30, no. 1, pp. 116–125, Jan. 1994.
- [14] Y.-K. Chang, J.-H. Wu, C.-Y. Chen, and C.-P. Chu Improved methods for divisible load distribution on kdimensional meshes using multi-installment *IEEE Trans. Parallel Distrib. Syst.*, vol. 18, no. 11, pp. 1618– 1629, Nov. 2007.
- S. Charcranoon, T. Robertazzi, and S. Luryi Parallel processor configuration design with processing/transmission costs *IEEE Trans. Comput.*, vol. 49, no. 9, pp. 987–991, Sep. 2000.
 C.-Y. Chen and C.-P. Chu
- Improved methods for divisible load distribution on ddimensional hypercube using multi-installment J. Chin. Inst. Eng., vol. 31, no. 7, pp. 1199–1206, 2008.
- C.-Y. Chen and C.-P. Chu A novel computational model for non-linear divisible loads on a linear network *IEEE Trans. Comput.*, vol. 65, no. 1, pp. 53–65, Jan. 2016.
- [18] C.-Y. Chen and C.-P. Chu Novel methods for divisible load distribution with start-up costs on a complete b-ary tree *IEEE Trans. Parallel Distrib. Syst.*, vol. 26, no. 10, pp. 2836– 2848, Oct. 2015.
- [19] Y. Cheng and T. Robertazzi Distributed computation with communication delay [distributed intelligent sensor networks] *IEEE Trans. Aerosp. Electron. Syst.*, vol. 24, no. 6, pp. 700–712, Nov. 1988.
- [20] M. Drozdowski and P. Wolniewicz Out-of-core divisible load processing *IEEE Trans. Parallel Distrib. Syst.*, vol. 14, no. 10, pp. 1048– 1056, Oct. 2003.
- [21] M. Drozdowski Selected problems of scheduling tasks in multiprocessor computer systems PhD dissertation, Instytut Informatyki Politechnika Poznanska, Poznan, 1997.
- [22] M. Drozdowski and W. Glazek Scheduling divisible loads in a three-dimensional mesh of processors *Parallel Comput.*, vol. 25, no. 4, pp. 381–404, 1999.
- [23] M. Drozdowski, M. Lawenda, and F. Guinand Scheduling multiple divisible loads *Int. J. High Perform. Comput. Appl.*, vol. 20, no. 1, pp. 19–30, 2006.
- [24] M. Drozdowski and P. Wolniewicz Performance limits of divisible load processing in systems with limited communication buffers *J. Parallel Distrib. Comput.*, vol. 64, no. 8, pp. 960–973, 2004.
- [25] M. Drozdowski and P. Wolniewicz Experiments with scheduling divisible tasks in clusters of workstations In Proc. From Proc. 2000, pp. 211–210.

[26] M. Drozdowski and P. Wolniewicz Y. Kyong and T. G. Robertazzi [44] Optimum divisible load scheduling on heterogeneous stars with Greedy signature processing with arbitrary location distribulimited memory tions: A divisible load framework Eur. J. Oper. Res., vol. 172, no. 2, pp. 545-559, 2006. IEEE Trans. Aerosp. Electron. Syst., vol. 48, no. 4, pp. 3027-[27] R. O. Duda and P. E. Hart 3041, Oct. 2012. Use of the hough transformation to detect lines and curves in [45] K. Li pictures Managing divisible load on partitionable networks Commun. ACM, vol. 15, no. 1, pp. 11-15, Jan. 1972. In High Performance Computing Systems and Applications. New York, NY, USA: Springer, 1998. [28] P. Dutot Divisible load on heterogeneous linear array [46] K. Li In Proc. Int. Parall. Distrib. Process. Symp., Nice, France, 2003, Improved methods for divisible load distribution on kp. 7. dimensional meshes using pipelined communications [29] M. Field, D. Stirling, Z. Pan, and F. Naghdy IEEE Trans. Parallel Distrib. Syst., vol. 14, no. 12, pp. 1250-Learning trajectories for robot programing by demonstration 1261, Dec. 2003. using a coordinated mixture of factor analyzers [47] K. Li Parallel processing of divisible loads on partitionable static IEEE Trans. Cybern., vol. 46, no. 3, pp. 706-717, Mar. 2016. [30] I. Foster and C. Kesselman interconnection networks The Grid 2: Blueprint for a New Computing Infrastructure. Cluster Comput., vol. 6, no. 1, pp. 47-55, 2003. Amsterdam, The Netherlands: Elsevier, 2003. [48] K. Li [31] D. Ghose and H. J. Kim Speed-up of parallel processing of divisible loads on k-Computing blas level-2 operations on workstation clusters usdimensional meshes and tori ing the divisible load paradigm Comput. J., vol. 46, no. 6, pp. 625-631, 2003. Math. Comput. Model., vol. 41, no. 1, pp. 49-70, 2005. [49] K. Li W. Glazek New divisible load distribution methods using pipelined com-[32] Distributed computation in a three-dimensional mesh with communication techniques on tree and pyramid networks munication delays IEEE Trans. Aerosp. Electron. Syst., vol. 47, no. 2, pp. 806-819, In Proc. 6th Euromicro Workshop Parallel Distrib. Process., Apr. 2011. Jan. 1998, pp. 38-42. [50] P. Li, B. Veeravalli, and A. A. Kassim [33] W. Gropp, E. Lusk, and A. Skjellum Design and implementation of parallel video encoding strate-Using MPI: Portable Parallel Programming With the Messagegies using divisible load analysis Passing Interface, vol. 1. Cambridge, MA, USA: MIT Press, IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 9, pp. 1098-1112, Sep. 2005. 1999. [34] N. Guil, J. Villalba, and E. L. Zapata [51] X. Li, B. Veeravalli, and C. C. Ko A fast hough transform for segment detection Divisible load scheduling on a hypercube cluster with finite-IEEE Trans. Image Process., vol. 4, no. 11, pp. 1541-1548, size buffers and granularity constraints In Proc. 1st IEEE/ACM Int. Symp. Cluster Comput. Grid, 2001, Nov. 1995. [35] J. Guo, J. Yao, and L. Bhuyan pp. 660-667. An efficient packet scheduling algorithm in network processors X. Li, B. Veeravalli, and C. C. Ko [52] In Proc. IEEE 24th Annu. Joint Conf. IEEE Comput. Commun. Distributed image processing on a network of workstations Int. J. Comput. Appl., vol. 25, no. 2, pp. 1-10, 2003. Soc, Mar. 2005, vol. 2, pp. 807-818. J. T. Hung, H. J. Kim, and T. G. Robertazzi W. H. Min and B. Veeravalli [36] [53] Scalable scheduling in parallel processors Aligning biological sequences on distributed bus networks: A In Proc Conf. Inf. Sci. Syst., 2002, p. 6. divisible load scheduling approach [37] J. T. Hung and T. Robertazzi IEEE Trans. Inf. Technol. Biomed., vol. 9, no. 4, pp. 489-501, Scheduling nonlinear computational loads Dec. 2005. IEEE Trans. Aerosp. Electron. Syst., vol. 44, no. 3, pp. 1169-[54] H. Othman and T. Aboulnasr 1182, Jul. 2008. A separable low complexity 2d hmm with application to face [38] J.-T. Hung and T. Robertazzi recognition Distributed scheduling of nonlinear computational loads IEEE Trans. Pattern Anal. Mach. Intell., vol. 25, no. 10, In Proc. Conf. Inf. Sci. Syst., 2003, p. 6. pp. 1229-1238, Oct. 2003. D. A. L. Piriyakumar and C. S. R. Murthy [39] M. R. Inggs and A. D. Robinson [55] Ship target recognition using low resolution radar and neural Distributed computation for a hypercube network of sensordriven processors with communication delays including setup networks IEEE Trans. Aerosp. Electron. Syst., vol. 35, no. 2, pp. 386-393, time Apr. 1999. IEEE Trans. Syst., Man, Cybern. A, Syst., Humans, vol. 28, K. B. Khalifa, M. Boubaker, N. Chelbi, and M. H. Bedoui [40] no. 2, pp. 245-251, Mar. 1998. Learning vector quantization neural network implementation S. Suresh, H. Huang, and H. J. Kim [56] using parallel and serial arithmetic Scheduling in compute cloud with multiple data banks using Int. J. Comput. Sci. Eng. Syst., vol. 2, no. 4, pp. 251-256, 2008. divisible load paradigm [41] H.-J. Kim IEEE Trans. Aerosp. Electron. Syst., vol. 51, no. 2, pp. 1288-A novel optimal load distribution algorithm for divisible loads 1297, Apr. 2015. S. Suresh, H. Kim, C. Run, and T. Robertazzi Cluster Comput., vol. 6, no. 1, pp. 41-46, 2003. [57] Scheduling nonlinear divisible loads in a single level tree net-[42] K. Ko Scheduling Data Intensive Parallel Processing in Distributed work and Networked Environments. Stony Brook, NY, USA: State J. Supercomput., vol. 61, pp. 1068-1088, 2012. Univ. New York Stony Brook, 2000. S. Suresh, V. Mani, and S. Omkar [58] [43] K. Ko and T. G. Robertazzi The effect of start-up delays in scheduling divisible loads on Signature search time evaluation in flat file databases bus networks: An alternate approach IEEE Trans. Aerosp. Electron. Syst., vol. 44, no. 2, pp. 493-502, Comput. Math. Appl., vol. 46, no. 10, pp. 1545-1557, 2003. Apr. 2008.

CHEN AND CHU: DIVISIBLE NONLINEAR LOAD DISTRIBUTION ON HETEROGENEOUS SINGLE-LEVEL TREES

1677

- [59] S. Suresh, S. Omkar, and V. Mani Parallel implementation of back-propagation algorithm in networks of workstations *IEEE Trans. Parallel Distrib. Syst.*, vol. 16, no. 1, pp. 24–34, Jan. 2005.
- [60] S. Suresh, C. Run, H. J. Kim, T. Robertazzi, and Y.-I. Kim Scheduling second-order computational load in master-slave paradigm *IEEE Trans. Aerosp. Electron. Syst.*, vol. 48, no. 1, pp. 780–793, Jan. 2012.
- [61] S. Suresh, V. Mani, S. Omkar, and H. Kim Divisible load scheduling in distributed system with buffer constraints: Genetic algorithm and linear programming approach *Int. J. Parallel, Emergent Distrib. Syst.*, vol. 21, no. 5, pp. 303– 321, 2006.
- [62] A. Vakanski, I. Mantegh, A. Irish, and F. Janabi-Sharifi Trajectory learning for robot programming by demonstration using hidden Markov model and dynamic time warping *IEEE Trans. Syst., Man, Cybern. B, Cybern.*, vol. 42, no. 4, pp. 1039–1052, Aug. 2012.
- [63] B. Veeravalli Design and performance analysis of heuristic load-balancing strategies for processing divisible loads on ethernet clusters *Int. J. Comput. Appl.*, vol. 27, no. 2, pp. 97–107, 2005.
- [64] B. Veeravalli, X. Li, and C. C. Ko On the influence of start-up costs in scheduling divisible loads on bus networks *IEEE Trans. Parallel Distrib. Syst.*, vol. 11, no. 12, pp. 1288– 1305, Dec. 2000.

- [65] S. Viswanathan, B. Veeravalli, and T. G. Robertazzi Resource-aware distributed scheduling strategies for largescale computational cluster/grid systems *IEEE Trans. Parallel Distrib. Syst.*, vol. 18, no. 10, pp. 1450– 1461, Oct. 2007.
- [66] K. Wang and T. G. Robertazzi Scheduling divisible loads with nonlinear communication time *IEEE Trans. Aerosp. Electron. Syst.*, vol. 51, no. 3, pp. 2479– 2485, Jul. 2015.
- [67] Y. Yang, K. van der Raadt, and H. Casanova Multiround algorithms for scheduling divisible loads *IEEE Trans. Parallel Distrib. Syst.*, vol. 16, no. 11, pp. 1092– 1102, Nov. 2005.
- [68] J. Yao and B. Veeravalli Design and performance analysis of divisible load scheduling strategies on arbitrary graphs *Cluster Comput.*, vol. 7, no. 2, pp. 191–207, 2004.
 [69] Z. Zeng and B. Veeravalli
 - Distributed scheduling strategy for divisible loads on arbitrarily configured distributed networks using load balancing via virtual routing *J. Parallel Distrib. Comput.*, vol. 66, no. 11, pp. 1404–1418, 2006.
- [70] Q. Zhang, T. S. Yeo, H. S. Tan, and Y. Luo Imaging of a moving target with rotating parts based on the hough transform *IEEE Trans. Geosci. Remote Sens.*, vol. 46, no. 1, pp. 291–299, Jan. 2008.



Chi-Yeh Chen received the B.S. degree in communication engineering from Da-Yeh University, Changhua, Taiwan, in 2001, the M.S. degree in computer science and information and engineering from National Cheng Kung University, Tainan, Taiwan, in 2005, and the Ph.D. degree in computer science and information and engineering from National Cheng Kung University, Tainan, Taiwan, in 2012.

He is currently an Assistant Researcher with the Department of Computer Science and Information Engineering, National Cheng Kung University. His research interests include scheduling problems, approximation algorithms, parallel algorithm, and load distribution.



Chih-Ping Chu received the B.S. degree in agricultural chemistry from National Chung Hsing University, Taichung, Taiwan, the M.S. degree in computer science from the University of California, Riverside, Riverside, CA, USA, and the Ph.D. degree in computer science from Louisiana State University, Baton Rouge, LA, USA.

He is currently a Professor with the Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan. His research interests include high-performance computing, parallel processing, internet computing, e-learning, and software engineering.