I. Introduction
Digital Integrated circuits are usually designed using the static CMOS logic style as it has advantages such as very low static power dissipation, small area and high noise margins. However, the CMOS logic family is highly prone to environmental noise sources [1]. The maximum operating frequency is too low compared to the frequency of the MOS device. Moreover, this logic family at high frequencies suffers from large dynamic power dissipation.