Design of various logic gates in neural networks | IEEE Conference Publication | IEEE Xplore