

Energy-Efficient Ferroelectric Field-Effect Transistor-Based Oscillators for Neuromorphic System Design

HOSSEIN ESLAHI¹ (Graduate Student Member, IEEE), TARA J. HAMILTON² (Member, IEEE),
and SOURABH KHANDELWAL¹ (Senior Member, IEEE)

¹Department of Engineering, Macquarie University, Macquarie Park, NSW 2109, Australia

²Department of Electrical and Data Engineering, University of Technology Sydney, Ultimo, NSW 2007, Australia

CORRESPONDING AUTHOR: H. ESLAHI (hossein.eslahi@students.mq.edu.au)

ABSTRACT Neuromorphic or bioinspired computational platforms, as an alternative for von-Neumann structures, have benefitted from the excellent features of emerging technologies in order to emulate the behavior of the biological brain in an accurate and energy-efficient way. Integrability with CMOS technology and low power consumption make ferroelectric field-effect transistor (FEFET) an attractive candidate to perform such paradigms, particularly for image processing. In this article, we use the FEFET device to make energy-efficient oscillatory neurons as the main parts of neural networks for image processing applications, especially for edge detection. Based on our simulation results, we estimated a significant energy efficiency compared with other technologies, which shows roughly 5–120× reduction, depending on the design.

INDEX TERMS CMOS technology, coupled oscillator, ferroelectric field-effect transistor (FEFET) device, frequency modulation, neuromorphic computing.

I. INTRODUCTION

BRAIN-INSPIRED neuromorphic computing provides a strong platform to implement computationally intensive operations, such as associative memory, recognition, and classification, in which traditional von-Neumann paradigms lack computational efficiency due to higher power consumption, big area, reduced accuracy, and poor parallelism [1]–[17]. A variety of computing strategies have been demonstrated in this regard to implement such non-Boolean computing systems. Cellular neural networks (CNNs) and oscillatory neural networks (ONNs) are some examples [7]. Among them, ONNs earn us significant area reduction, simpler structures, fast recognition speed, and high energy efficiency [1], [4], [9], [10], [14]. Over the last few decades, CMOS technology has been the basis of both traditional Boolean computing and modern oscillatory networks. However, the implementation of ONNs in CMOS technology becomes a looming challenge since each oscillator comprises tens of transistors, and a large number of oscillator arrays are needed for ONNs. This issue is more challenging when we are close to the end of the silicon road map. Nevertheless, novel beyond-CMOS technologies are emerging,

with characteristics suited for new computing architectures [1], [2], [4], [5], [8], [10]–[13], [15], [18]–[21].

Coupled-oscillator neurons have become critical parts of ONNs with the possibility of performing low-power computations and offering interesting features, such as synchronization dynamics. To date, modern oscillatory neurons have been physically implemented using the emerging nanoscale technologies, such as spin-torque (ST), memristors, and metal–insulator transitions (MITs) oxides, because of their unique properties where even the most advanced CMOS nodes are left behind [1]–[14], [22], [23]. Both ST and MIT technologies show hysteretic behavior, synchronization capabilities, and acceptable sensitivity to image contrast compared with the CMOS-based implementation. Considering these features, arrays of coupled oscillators comprised by MIT and MOSFET devices are used to perform visual saliency [4], [5], compare the images of faces and handwritten numbers (pattern recognition) [1], [5], [6], [9], and generate locomotion gait patterns [23] and spoken vowel recognition [22]. In [14], it is shown that scaling the number of oscillators can implement a variety of image processing applications, including salience detection (two oscillators), color

interpretation (three oscillators), morphological operation (five oscillators), and pattern matching (nine oscillators). The coupled ST oscillators (STOs) are also considered for edge detection, pattern, and spoken digit recognition in [7], [8], [11]–[13], and [24]. Neurons are designed to operate at realistic/biologic time constants (a few milliseconds) or accelerated biological time scales (i.e., 10^5 times faster than the biosystems) [25]. Although the ST- and MIT-based neurons are implemented for accelerated processing speed, integrability with CMOS is not currently available in these technologies. Note that the hysteretic behavior of MIT oxide is static and cannot be controlled by the physical parameters [10]. This causes fewer degrees of freedom to perform computing operations.

The aim of this work is to explore the potential of the ferroelectric field-effect transistor (FEFET) in the design of coupled oscillators for image processing applications. The FEFET-based oscillators can be integrated with the traditional CMOS flow with ease while providing simple circuit topologies with comparable power consumption to ST and MIT devices and presenting biologically realistic time constants to mimic the functionality of the biological brain. In addition, the hysteresis loop in FEFET devices can be dynamically controlled by its input bias, which is a unique feature of these devices [10]. When configured with MOSFET, this controllability can also be tuned via the MOSFET gate voltage, thus presenting the second degree of freedom [10]. We will use this behavior to modulate the oscillation frequency required to perform computing states. The rest of this article is organized as follows. The device modeling and I – V characteristics of the FEFET and the voltage controllability of the hysteresis loop are presented in Section II. In Section III, the proposed FEFET-based oscillator, the frequency modulation, and the physical mechanism of this property are presented. Following this, a detailed explanation about the design methodology of the coupled oscillatory-based edge-detection structure along with the simulation results is presented in Section IV. Finally, the conclusions are drawn in Section V.

II. DEVICE MODEL AND CHARACTERISTICS

The self-consistent compact model presented in [26]–[28] is used here to model the FEFET device. The underlying baseline 14-nm FinFET device is modeled using the industry-standard BSIM-CMG model. The ferroelectric (Fe) physics part is modeled with experimentally calibrated Landau–Khalatnikov (L-K) formulations. This model is based on the single domain Fe approximation. The L-K formulations, the Fe model, and transistor behavior are then self-consistently solved in this model.

Hysteresis behavior in NCFETs is exploited in the work to create energy-efficient circuits. NCFET hysteresis is dependent on the Fe thickness used in the device. A higher T_{fe} reduces the Fe negative capacitance causing hysteresis. The model used here accounts for this behavior. In Fig. 1(a), the transfer characteristics at the drain–source voltage $V_{dd} = 1.2$ V is shown, while T_{fe} is swept from 10 to 19 nm.

NCFET does not show the hysteresis loop for T_{fe} lower than 13 nm. Ensuring that there is no hysteretic behavior for $T_{fe} < 13$ nm, we did not show the characteristics for thicknesses lower than 10 nm. In addition, the width of the hysteresis loop becomes larger with T_{fe} .

From these simulation results, we arbitrarily select $T_{fe} = 15$ nm for our designs. This guarantees the hysteretic behavior, which is necessary for the design of the oscillator. A thicker or thinner Fe layer will just affect the operation frequency of the oscillator. The Fe thickness may also change the allowable variations of NCFET gate voltage to modulate frequency. This relation between the hysteresis loop and frequency modulation will be explained in detail in Section III. Fig. 1(b) shows the I_d – V_{gs} characteristics while sweeping the drain voltage V_d . We note that, as reported in [10], the NCFET hysteresis in the I_d – V_{gs} characteristics become narrower and move to the right for higher V_d . This tunability of the hysteretic window is an NCFET feature, which is exploited in our design.




FIGURE 1. DC current–voltage characteristics of the NCFET model for different (a) Fe layer thicknesses and (b) drain voltages with $T_{fe} = 15$ nm.

III. FEFET-BASED OSCILLATOR NEURONS

To evaluate the frequency behavior of Fe oscillator neurons, we use the neuron circuit, reported in [21] and shown in Fig. 2(a). An output capacitor C_o is connected in parallel with the drain–source channel of the MOSFET device M_1 that represents the membrane capacitor of the silicon neuron. M_2 presents the FEFET device. Fig. 2(b) shows the load line including both the output characteristic of M_1 for the FET gate-voltage V_{gm} set as 0.3, 0.4, 0.5, and 0.6 V and the drain-current waveform of M_2 as a function of the neuron membrane voltage V_{mem} for three values of V_{gf} equal to 0.2, 0.4, and 0.6 V. The oscillatory operation of the proposed circuit shown in Fig. 2(a) is adjusted by analyzing the load line [10], [21]. For constant bias voltages $V_{gf} = 0.2$ V and $V_{gm} = 0.5$ V and before oscillating, V_{mem} is zero, and the oscillator case corresponds to point A in Fig. 2(b). C_o is charged by M_2 and reaches the voltage at points C. Due to the abrupt FEFET transition here, drain current decreases




FIGURE 2. (a) Circuit diagram of FEFET-based oscillator neuron and (b) load-line of the combination of FEFET and FET devices in (a).

suddenly, leading C_o to be discharged by M_1 . V_{mem} , then, reaches the voltage at point B, and the second abrupt transition in this part increases the current, which will force C_o to be charged again. This explains the oscillatory behavior of the circuit. An interesting aspect is that the oscillation frequency being dependent on hysteresis window can be tuned with V_{gf} . Fig. 3(a) and (b) illustrates such frequency modulation once FEFET bias voltage is changed, for example, from 200 to 600 mV for $V_{gm} = 0.3$ V and $C_o = 1$ nF and with the FET channel width and length of 20 μm and 180 nm, respectively. Values of C_o and the FET dimension are kept fixed for all simulations. The variation of oscillations frequency as a function of V_{gf} is also plotted in Fig. 3(c). As seen, the oscillation frequency approximately gets three times greater when V_{gf} rises from 100 to 650 mV. This provides a near-linear input voltage to the output frequency operating range.

Therefore, the oscillator in Fig. 2(a) is a voltage-controlled oscillator (VCO). In this VCO, the oscillation frequency can be controlled by its gate voltage. In addition, the proposed oscillator dissipates the maximum averaged power, including both static and dynamic powers, of 20 μW when V_{gf} is set to its maximum value (see Fig. 3). Based on our simulation and analysis, this results in ~ 5 –120 times reduction of power consumption compared with some ST- and MIT-based neurons reported in [1], [6], and [30]–[33]. The energy efficiency of the proposed oscillator is also obtained by




FIGURE 3. Membrane voltage for FEFET gate voltage equal to (a) 500 and (b) 100 mV. (c) Oscillation frequency versus V_{gf} .




FIGURE 4. Schematic of the proposed coupled oscillator neuron.

averaged power dissipation and frequency [34]. Such a power regime corresponds to the energy efficiency per cycle of 0.63 nJ/cycle for each oscillator.

IV. FEFET-BASED COUPLED OSCILLATOR FOR IMAGE PROCESSING APPLICATIONS

There are different possible ways to connect oscillators and create coupled oscillatory networks. Two regular cases are the resistive and the capacitive coupling [5], [9], [10], [35]–[38]. Here, we electrically connect two oscillator neurons to a common node using a coupling capacitor C_c , forming the proposed coupled-oscillator neuron, as shown in Fig. 4. For image processing applications, the proposed






FIGURE 5. Circuit implementation of XOR measure for image processing. $C_c = 100$ fF is, therefore, chosen to meet the need for coupling only.

coupled oscillator should be sensitive enough to sense small differences between incoming voltages as consequences of the shift in pixels' color or intensity [10]. As a result, the coupling mechanism should not be as strong as it necessarily synchronizes two oscillators even when the delta between FEFET gate voltages of the oscillators is not negligible.

Frequency modulation due to the voltage-controllable hysteresis of FeFET was evaluated in the previous section. Here, we use this feature to design tunable oscillators for edge detection. The intensity of each pixel can be mapped to electrical voltages. Each voltage leads to a specific output frequency, and the difference between those pixels will be sensed through the frequency and/or phase differences between oscillator neurons. Differences in pixels cause a larger difference in oscillator frequencies. We apply this feature of the coupled oscillator to calculate the distance norm or Euclidean distances through the averaged XOR measure for the applications of image processing, such as visual saliency and pattern recognition [4], [5], [39], [40]. Averaged XOR has been shown to be a reliable vehicle to test whether the oscillators are locked or not [4], [5]. This measure includes the pixel intensity to frequency conversion, performed through coupled oscillators, creation of binary values from the output of oscillators that can be implemented by two inverters, applying XOR operation on those binary values, and averaging the XOR outputs. Fig. 5 shows an implementation of such a measure [4], designed by using our proposed FEFET-based coupled oscillator, which is used to evaluate the level of pixel similarity. For each neighboring n pixels, a number of $n - 1$ testing circuits are needed, and each pixel is compared with the reference one through a separated circuit. As long as pixels are similar in terms of intensity, the XORs will output logic zero, as illustrated in Fig. 6(a). Here, V_{mem1} and V_{mem2} are the outputs of the oscillators, and Out_1 and Out_2 present output waveforms of inverters in Fig. 5. A larger difference between pixels yields longer logic one in the XOR output, indicating how much the input pixels are different. An example of the outputs of the oscillators, inverters, and XOR gate is shown



(a)



(b)

FIGURE 6. Example of XOR measure when (a) similar pixels and (b) two different pixels are compared. Averaging over the outputs of all XORs in a segment of the image can be a criterion to detect the edge. Such a measure is similar to the calculation of the Euclidean distances.

in Fig. 6(b) when two different voltages are applied to the oscillators.

Also, the variation of averaged XOR as a function of the difference between input voltages ΔV_{gf} is presented in Fig. 7, showing the operation of this XOR metric as a fractional distance norm to evaluate pixels similarity. The averaging over the whole XOR characteristics, for example, eight XOR outputs for nine pixels, will be either high, which indicates an edge, or low, meaning that there is no edge in the given neighboring pixels. In addition to showing the promise of FEFET-based oscillator in well-known average XOR implementation, we propose a new design.

Fig. 8 simply shows the digital-to-analog conversion for the implementation of the edge-detection mechanism. First, the input image is divided into smaller segments of nine




FIGURE 7. Averaged XOR of the oscillatory network in Fig. 5 as a function of ΔV_{gf} . The output of the averaged XOR is a fractional distance norm to calculate the similarity between two pixels.




FIGURE 8. Simple demonstration of the digital-to-analog conversion for edge detection.




FIGURE 9. Proposed coupled-oscillatory network for edge detection.

pixels (arrays of 3×3 pixels). The pixel's intensity to dc voltage conversion is performed in MATLAB, and all corresponded dc voltages will be applied to the oscillatory network for processing. The pixels' intensities are also subdivided into 55 ranges, correspondingly, relative to the steps of 10 mV in the input voltages, which is the lowest sensible voltage change in our proposed coupled-oscillatory network. We design the circuit schematic of edge detection presented in Fig. 9 as the analog part of the Fig. 8, which is similar to the circuit reported in [11]–[13] for




FIGURE 10. Output characteristics of the averager (blue) and the comparator (red) when all oscillators are locked.

neuronal computing. The comparator and the integrator circuits are both implemented in CMOS technology. Voltages V_{gf1-9} represent the dc voltages over the gate terminals of the FEFET devices in each oscillator (V_{gf}), corresponding to the intensity of each pixel in a given segment. The minimum and maximum possible values of these input bias voltages are set based on the variation range of V_{gf} in Fig. 3. Also, we consider the minimum and the maximum voltages as absolute black and white colors, respectively, and all color spectra of pixels will vary between these two borders. The outputs of the oscillators are, then, coupled capacitively using a capacitor bank shown by red dash lines in Fig. 9. This capacitor bank works as an averager to combine all output voltages to just one characteristic, which passes through the comparator. The relation between V_a and the membrane voltages V_{memi} of all oscillators can be obtained as follows by using KVL in the V_a node:

$$\sum_{i=1}^n j\omega C_i (V_a - V_{memi}) = 0 \quad (1)$$

where ω is the angular frequency, $C_i (i = 1, \dots, n)$ are capacitors of the capacitive bank in Fig. 9, and n is the number of oscillators. Equation (1) is rewritten for V_a based on V_{memi} as


$$V_a = \frac{1}{n} \cdot \sum_{i=1}^n V_{memi} \quad (2)$$

where V_a is the output voltage of the averager. Equation (2) indicates how the averager behaves to combine the output characteristics of the oscillators. The output of the comparator will be a digitized version of the averager voltage, feeding the integrator to charge the output capacitor C_{out} . Fig. 10 shows the averager waveform V_a and the output of the comparator V_c once all oscillators are supplied by close input voltages (locked case), corresponding to similar intensities of all pixels in the segment. As seen, when oscillators operate

TABLE 1. Comparison between our proposed NCFE-based oscillator neuron and other technologies reported in state of the art in terms of power consumption.


References	[1]	[6]	[22]	[41]		[30]	[31]	[42]	[33]	[43]	[44]	[45]	This Work
Technology	TaO _x	NbO ₂	VO ₂	TMR ST ²	GMR ST ³	ST	VO ₂	HfTaO _x	TaO _x	28 nm CMOS	180 nm CMOS	350 nm CMOS	FEFET
Supply Voltage (V)	1	1.6	0.7	0.7	0.01	1	0.8	1	1	1	1.8	3.3	1.2
Power (μW)	<200	1600	32	50.6	2000	200	2400	50	<100	1900 ⁴	2 – 50	60	6.4 – 20
Energy per Cycle ($\frac{nJ}{cycle}$)	–	–	2670	–	–	–	–	–	–	2.3 – 30	–	30000	< 0.63

1. Reported for the whole stochastic IMT-based Oscillatory Neuron. 2. TMR-ST: Tunneling Magneto-Resistance Spin-Torque. 3- GMR-STNO: Giant Magneto-Resistance Spin-Torque. 4. Energy per spike of the whole neuromorphic system.

**FIGURE 11.** Output characteristics of the averager (blue) and the comparator (red) in the unlocked case.

at the same frequency, a fine and clear wave is created by averager.

This waveform is able to exceed the reference voltage of the comparator, set to the threshold voltage of the MOSFET device as $V_{rf} = 180$ mV, and activate it frequently. This will cause the output capacitor to be charged faster toward the highest value (so-called logic one or white color). Such an output voltage indicates that the proposed segment does not show an edge in the input image. On the other hand, if oscillators sense different pixel intensities, they will oscillate at a variety of frequencies (unlocked case), and consequently, the averager will output an out of shape characteristic, which rarely passes V_{rf} . Therefore, C_{out} will be charged less and slower than a locked case. We conclude that the given segment represents an edge and decipher this minimum output voltage as a logic zero, equivalent to black color. Fig. 11 shows an example of the averager and comparator outputs in the unlocked case. The normalized output

**FIGURE 12.** Output characteristics of the edge-detection circuitry in Fig. 8. The highest (logic 1) and lowest (logic 0) values correspond to those segments of the image without (locked case) and with (unlocked case) edge, respectively.

waveform V_{out} is also presented in Fig. 12 for some segments with similar pixels (highest values) and those presenting edge (minimum values). To show the ability of our FEFET-based edge-detection topology, we have worked on a simple input image presented in the top-left side of Fig. 13. The 2-D frequency contour of this image is also shown in the top right. The abovementioned process is applied to all the segments (each has 3×3 pixels) of this picture, and the final result is illustrated in the bottom left of Fig. 13. As seen, the proposed topology in Fig. 9 can extract the edges of the input image well with acceptable accuracy. Table 1 presents a comparison between our FEFET-based oscillator with state of the art in terms of the power consumption and energy per cycle. It is clear that the performance of the proposed oscillator in this report is comparable with literature. It must be noted that this oscillatory behavior can be affected by the manufacturing process variations, which is not studied in this work.




FIGURE 13. Input image (top left) and its frequency 2-D contour (top right). The bottom image is the output of edge detection performed by our proposed FEFET-based edge-detection structure in Fig. 8.

As shown in [36] for VO₂-based oscillators, techniques for simulation, analysis, and design will need to be developed to address these challenges.

V. CONCLUSION

The benefits of the FEFET-based coupled oscillator neurons in the implementation of non-Boolean computational paradigms are elaborated in this article. Besides the integrability with the CMOS technology and low power consumption, the dynamically controllable hysteresis window through input bias voltage is a unique feature of FEFETs. This property makes FEFET an exciting device that can help propel the next advances in neuromorphic computing. We have, then, used this unique feature to approximate visual saliency and detect the edges of a simple image. Simulation results show that FEFET-based coupled oscillators are able to sense the difference between pixel intensities well. Also, they dissipate low power, which is comparable to the MIT- and ST-implemented counterparts.

REFERENCES

- [1] A. A. Sharma *et al.*, "High performance, integrated 1T1R oxide-based oscillator: Stack engineering for low-power operation in neural network applications," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2015, pp. 186–187, doi: [10.1109/VLSIT.2015.7223672](https://doi.org/10.1109/VLSIT.2015.7223672).
- [2] A. Agrawal and K. Roy, "Mimicking leaky-integrate-fire spiking neuron using automation of domain walls for energy-efficient brain-inspired computing," *IEEE Trans. Magn.*, vol. 55, no. 1, pp. 1–7, Jan. 2019, doi: [10.1109/TMAG.2018.2882164](https://doi.org/10.1109/TMAG.2018.2882164).
- [3] G. Indiveri *et al.*, "Neuromorphic silicon neuron circuits," *Frontiers Neurosci.*, vol. 5, p. 73, Dec. 2011, doi: [10.3389/fnins.2011.00073](https://doi.org/10.3389/fnins.2011.00073).
- [4] N. Shukla *et al.*, "Pairwise coupled hybrid vanadium dioxide-MOSFET (HVFET) oscillators for non-Boolean associative computing," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2014, p. 28, doi: [10.1109/IEDM.2014.7047129](https://doi.org/10.1109/IEDM.2014.7047129).
- [5] A. Raychowdhury *et al.*, "Computing with networks of oscillatory dynamical systems," *Proc. IEEE*, vol. 107, no. 1, pp. 73–89, Jan. 2019, doi: [10.1109/JPROC.2018.2878854](https://doi.org/10.1109/JPROC.2018.2878854).
- [6] K. Moon *et al.*, "High density neuromorphic system with Mo/Pr_{0.7}Ca_{0.3}MnO₃ synapse and NbO₂ IMT oscillator neuron," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2015, p. 17, doi: [10.1109/IEDM.2015.7409721](https://doi.org/10.1109/IEDM.2015.7409721).
- [7] B. Popescu *et al.*, "Simulation of coupled spin torque oscillators for pattern recognition," *J. Appl. Phys.*, vol. 124, no. 15, pp. 1–8, 2018, doi: [10.1063/1.5042423](https://doi.org/10.1063/1.5042423).
- [8] G. Csaba, A. Raychowdhury, S. Datta, and W. Porod, "Computing with coupled oscillators: Theory, devices, and applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Florence, Italy, 2018, pp. 1–5, doi: [10.1109/ISCAS.2018.8351664](https://doi.org/10.1109/ISCAS.2018.8351664).
- [9] A. Khitun, G. Liu, and A. A. Balandin, "Two-dimensional oscillatory neural network based on room-temperature charge-density-wave devices," *IEEE Trans. Nanotechnol.*, vol. 16, no. 5, pp. 860–867, Sep. 2017, doi: [10.1109/TNANO.2017.2716845](https://doi.org/10.1109/TNANO.2017.2716845).
- [10] Z. Wang, S. Khandelwal, and A. I. Khan, "Ferroelectric oscillators and their coupled networks," *IEEE Electron Device Lett.*, vol. 38, no. 11, pp. 1614–1617, Nov. 2017, doi: [10.1109/LED.2017.2754138](https://doi.org/10.1109/LED.2017.2754138).
- [11] K. Yogendra, D. Fan, Y. Shim, M. Koo, and K. Roy, "Computing with coupled spin torque nano oscillators," in *Proc. 21st Asia South Pacific Des. Autom. Conf. (ASP-DAC)*, Macau, China, Jan. 2016, pp. 132–137, doi: [10.1109/ASPDAC.2016.7428030](https://doi.org/10.1109/ASPDAC.2016.7428030).
- [12] K. Yogendra, D. Fan, B. Jung, and K. Roy, "Magnetic pattern recognition using injection-locked spin-torque nano-oscillators," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1674–1680, Apr. 2016, doi: [10.1109/TED.2016.2523423](https://doi.org/10.1109/TED.2016.2523423).
- [13] K. Roy *et al.*, "Exploring spin transfer torque devices for unconventional computing," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 1, pp. 5–16, Mar. 2015, doi: [10.1109/JETCAS.2015.2405171](https://doi.org/10.1109/JETCAS.2015.2405171).
- [14] N. Shukla, W.-Y. Tsai, M. Jerry, M. Barth, V. Narayanan, and S. Datta, "Ultra low power coupled oscillator arrays for computer vision applications," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, Jun. 2016, pp. 1–5, doi: [10.1109/VLSIT.2016.7573439](https://doi.org/10.1109/VLSIT.2016.7573439).
- [15] P. Maffezzoni, B. Bahr, Z. Zhang, and L. Daniel, "Oscillator array models for associative memory and pattern recognition," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 6, pp. 1591–1598, Jun. 2015, doi: [10.1109/TCSI.2015.2418851](https://doi.org/10.1109/TCSI.2015.2418851).
- [16] T. Dalgaty *et al.*, "Hybrid CMOS-RRAM neurons with intrinsic plasticity," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Sapporo, Japan, May 2019, pp. 1–5, doi: [10.1109/ISCAS.2019.8702603](https://doi.org/10.1109/ISCAS.2019.8702603).
- [17] E. Chicca *et al.*, "Neuromorphic electronic circuits for building autonomous cognitive systems," in *Proc. IEEE Conf.*, May 2014, pp. 1367–1388, doi: [10.1109/JPROC.2014.2313954](https://doi.org/10.1109/JPROC.2014.2313954).
- [18] F. L. M. Huayaney and E. Chicca, "A VLSI implementation of a calcium-based plasticity learning model," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Montreal, QC, Canada, May 2016, pp. 373–376, doi: [10.1109/ISCAS.2016.7527248](https://doi.org/10.1109/ISCAS.2016.7527248).
- [19] V. Milo, E. Chicca, and D. Ielmini, "Brain-inspired recurrent neural network with plastic RRAM synapses," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Florence, Italy, 2018, pp. 1–5, doi: [10.1109/ISCAS.2018.8351523](https://doi.org/10.1109/ISCAS.2018.8351523).
- [20] P.-Y. Chen, J.-S. Seo, Y. Cao, and S. Yu, "Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing," in *Proc. 35th Int. Conf. Comput.-Aided Des.*, Austin, TX, USA, Nov. 2016, pp. 1–6, doi: [10.1145/2966986.2967015](https://doi.org/10.1145/2966986.2967015).
- [21] Z. Wang *et al.*, "Experimental demonstration of ferroelectric spiking neurons for unsupervised clustering," in *IEDM Tech. Dig.*, San Francisco, CA, USA Dec. 2018, p. 13, doi: [10.1109/IEDM.2018.8614586](https://doi.org/10.1109/IEDM.2018.8614586).
- [22] S. Dutta *et al.*, "Programmable coupled oscillators for synchronized locomotion," *Nature Commun.*, vol. 10, no. 1, pp. 1–10, Dec. 2019, doi: [10.1038/s41467-019-11198-6](https://doi.org/10.1038/s41467-019-11198-6).
- [23] S. Dutta, A. Khanna, W. Chakraborty, J. Gomez, S. Joshi, and S. Datta, "Spoken vowel classification using synchronization of phase transition nano-oscillators," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2019, pp. 128–129, doi: [10.23919/VLSIT.2019.8776534](https://doi.org/10.23919/VLSIT.2019.8776534).
- [24] J. Torrejon *et al.*, "Neuromorphic computing with nanoscale spintronic oscillators," *Nature*, vol. 547, no. 7664, pp. 428–431, Jul. 2017, doi: [10.1038/nature23011](https://doi.org/10.1038/nature23011).
- [25] H. Mulaosmanovic, E. Chicca, M. Bertele, T. Mikolajick, and S. Slesazeck, "Mimicking biological neurons with a nanoscale ferroelectric transistor," *Nanoscale*, vol. 10, no. 46, pp. 21755–21763, Nov. 2018, doi: [10.1039/c8nr07135g](https://doi.org/10.1039/c8nr07135g).

- [26] S. Khandelwal, A. I. Khan, J. P. Duarte, A. B. Sachid, S. Salahuddin, and C. Hu, "Circuit performance analysis of negative capacitance FinFETs," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, Jun. 2016, pp. 1–8, doi: [10.1109/VLSIT.2016.7573446](https://doi.org/10.1109/VLSIT.2016.7573446).
- [27] S. Khandelwal, J. P. Duarte, A. I. Khan, S. Salahuddin, and C. Hu, "Impact of parasitic capacitance and ferroelectric parameters on negative capacitance FinFET characteristics," *IEEE Electron Device Lett.*, vol. 38, no. 1, pp. 142–144, Jan. 2017, doi: [10.1109/LED.2016.2628349](https://doi.org/10.1109/LED.2016.2628349).
- [28] A. I. Khan, "Negative Capacitance for Ultra-low Power Computing," Ph.D. dissertation, Elect. Eng. Comput. Sci., Univ. California Berkeley, Berkeley, CA, USA, Jul. 2015. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-171.pdf>
- [29] H. Eslahi, T. J. Hamilton, and S. Khandelwal, "Frequency behaviour of FeFET-based ultra-low-power coupled oscillator neurons," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Seville, Spain, Oct. 2020, pp. 1–6.
- [30] K. Yogendra, M. Koo, and K. Roy, "Energy efficient computation using injection locked bias-field free spin-Hall nano-oscillator array with shared heavy metal," in *Proc. IEEE/ACM Int. Symp. Nanosc. Architectures (NANOARCH)*, Newport, RI, USA, Jul. 2017, pp. 89–94, doi: [10.1109/NANOARCH.2017.8053737](https://doi.org/10.1109/NANOARCH.2017.8053737).
- [31] J. Lin *et al.*, "Low-voltage artificial neuron using feedback engineered insulator-to-metal-transition devices," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2016, pp. 1–5, doi: [10.1109/IEDM.2016.7838541](https://doi.org/10.1109/IEDM.2016.7838541).
- [32] M. Jerry, A. Parihar, B. Grisafe, A. Raychowdhury, and S. Datta, "Ultra-low power probabilistic IMT neurons for stochastic sampling machines," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2017, pp. 186–187, doi: [10.23919/VLSIT.2017.7998148](https://doi.org/10.23919/VLSIT.2017.7998148).
- [33] M. D. Pickett *et al.*, "Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices," *J. Nanotechnol.*, vol. 23, no. 21, pp. 1–9, 2012, doi: [10.1088/0957-4484/23/21/215202](https://doi.org/10.1088/0957-4484/23/21/215202).
- [34] I. Sourikopoulos *et al.*, "A 4-fJ/Spike artificial neuron in 65 nm CMOS technology," *Frontiers Neurosci.*, vol. 11, pp. 1–14, Mar. 2017, doi: [10.3389/fnins.2017.00123](https://doi.org/10.3389/fnins.2017.00123).
- [35] A. Parihar, N. Shukla, S. Datta, and A. Raychowdhury, "Synchronization of pairwise-coupled, identical, relaxation oscillators based on metal-insulator phase transition devices: A model study," *J. Appl. Phys.*, vol. 117, no. 5, Feb. 2015, Art. no. 054902, doi: [10.1063/1.4906783](https://doi.org/10.1063/1.4906783).
- [36] A. Parihar, N. Shukla, S. Datta, and A. Raychowdhury, "Exploiting synchronization properties of correlated electron devices in a non-Boolean computing fabric for template matching," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 4, no. 4, pp. 450–459, Dec. 2014, doi: [10.1109/JETCAS.2014.2361069](https://doi.org/10.1109/JETCAS.2014.2361069).
- [37] D. E. Nikonov *et al.*, "Coupled-oscillator associative memory array operation for pattern recognition," *IEEE J. Explor. Solid-State Comput. Devices Circuits*, vol. 1, pp. 85–93, Dec. 2015, doi: [10.1109/JXCDC.2015.2504049](https://doi.org/10.1109/JXCDC.2015.2504049).
- [38] D. Fan, S. Maji, K. Yogendra, M. Sharad, and K. Roy, "Injection-locked spin Hall-induced coupled-oscillators for energy efficient associative computing," *IEEE Trans. Nanotechnol.*, vol. 14, no. 6, pp. 1083–1093, Nov. 2015, doi: [10.1109/TNANO.2015.2471092](https://doi.org/10.1109/TNANO.2015.2471092).
- [39] A. Bala *et al.*, "Local texture XOR patterns: A new feature descriptor for content-based image retrieval," *Eng. Sci. Technol., Int. J.*, vol. 19, no. 1, pp. 2137–2143, 2016, doi: [10.1016/j.jestech.2015.06.008](https://doi.org/10.1016/j.jestech.2015.06.008).
- [40] D. Kurchaniya *et al.*, "Analysis of different similarity measures in image retrieval based on texture and shape," *Int. Res. J. Eng. Technol. (IRJET)*, vol. 4, no. 4, pp. 101–112, 2017.
- [41] M. Sharad, K. Yogendra, and K. Roy, "Energy efficient computing using coupled dual-pillar spin torque nano oscillators," in *Proc. IEEE/ACM Int. Symp. Nanosc. Architectures (NANOARCH)*, Brooklyn, NY, USA, Jul. 2013, pp. 28–33, doi: [10.1109/NanoArch.2013.6623034](https://doi.org/10.1109/NanoArch.2013.6623034).
- [42] A. A. Sharma *et al.*, "Low-power, high-performance S-NDR oscillators for stereo (3D) vision using directly-coupled oscillator networks," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, Jun. 2016, pp. 1–4, doi: [10.1109/VLSIT.2016.7573438](https://doi.org/10.1109/VLSIT.2016.7573438).
- [43] C. Mayr *et al.*, "A biological-realtime neuromorphic system in 28 nm CMOS using low-leakage switched capacitor circuits," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 1, pp. 243–254, Feb. 2016, doi: [10.1109/TBCAS.2014.2379294](https://doi.org/10.1109/TBCAS.2014.2379294).
- [44] E. Radhika, S. Kumar, and A. Kumari, "Low power analog VLSI implementation of cortical neuron with threshold modulation," in *Proc. Int. Conf. Adv. Comput., Commun. Informat. (ICACCI)*, Kochi, India, Aug. 2015, pp. 561–566, doi: [10.1109/ICACCI.2015.7275668](https://doi.org/10.1109/ICACCI.2015.7275668).
- [45] Z. Yang, K. Cameron, W. Lewinger, B. Webb, and A. Murray, "Neuromorphic control of stepping pattern generation: A dynamic model with analog circuit implementation," *IEEE Trans. Neural Netw. Learn. Syst.*, vol. 23, no. 3, pp. 373–384, Mar. 2012, doi: [10.1109/TNNLS.2011.2177859](https://doi.org/10.1109/TNNLS.2011.2177859).

• • •