

Nontraditional Design of Dynamic Logics Using FDSOI for Ultra-Efficient Computing

SHUBHAM KUMAR^{1,2} (Student Member, IEEE),
SWETAKI CHATTERJEE^{1,2} (Student Member, IEEE),
CHETAN KUMAR DABHI³ (Graduate Student Member, IEEE),
YOGESH SINGH CHAUHAN² (Fellow, IEEE), and
HUSSAM AMROUCH⁴ (Member, IEEE)

¹Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, 70569 Stuttgart, Germany

²Department of Electrical Engineering, IIT Kanpur, Kanpur, Uttar Pradesh 208016, India

³Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA 94720 USA

⁴Chair of AI Processor Design, Technical University of Munich (TUM), 80333 Munich, Germany

CORRESPONDING AUTHOR: S. KUMAR (kumarsm@iti.uni-stuttgart.de)

This work was supported by the German Research Foundation (DFG) Grant "Open Access Publication Funding/2023–2024/University of Stuttgart" under Grant 512689491.

ABSTRACT In this article, we propose a nontraditional design of dynamic logic circuits using fully-depleted silicon-on-insulator (FDSOI) FETs. FDSOI FET allows the threshold voltage (V_t) to be adjustable (i.e., low- V_t and high- V_t states) by using the back gate (BG) bias. Our design utilizes the front gate (FG) and BG of an FDSOI FET as the input terminals and proposes the dynamic logic gates (like NAND, NOR, AND, OR, XOR, and XNOR) and circuits (like a half-adder and full-adder). It requires fewer transistors to build dynamic logic gates and achieves high performance with low power dissipation compared to conventional dynamic logic designs. The compact industrial model of FDSOI FET (BSIM-IMG) has been used to simulate dynamic logic gates and is fully calibrated to reproduce the 14 nm FDSOI FET technology node data. Calibration is performed for both electrical characteristics and process variations. The simulation results show an average improvement in transistor count, propagation delay, power, and power-delay product (PDP) of 23.43%, 57.16%, 47.05%, and 77.29%, respectively, compared to the conventional designs. Further, our design reduces the charge-sharing effect, which affects the drivability of the dynamic logic gates. In addition, we have analyzed the impact of the process, supply voltage, and load capacitance variations on the propagation delay of the dynamic logic family in detail. The results show that these variations have a minor impact on the propagation delay of the proposed FDSOI-based dynamic logic gates compared to the conventional dynamic logic gates.

INDEX TERMS Charge sharing, dynamic logic gates, full-adder, fully depleted silicon on insulator (FDSOI) FETs, half-adder, variability.

I. INTRODUCTION

In modern microprocessors, the design of dynamic logic [see Fig. 1(a)] is essential because it offers advantages over other logic families such as static logic, pseudo-nMOS logic, and complementary pass-transistor logic (CPL) [1] in terms of high switching speed, small area, and low power consumption [2]. Both dynamic and static logic designs can eliminate static power dissipation; however, dynamic logic gates can be twice as fast as their static counterparts.

Dynamic logic gates are beneficial for applications where improved performance and reduced area are required, e.g., ARM Cortex A8 processors [4], dynamic ternary content-addressable memory (TCAM) cells [5] and many other low-power applications [6]. However, dynamic logic gates suffer from circuit design constraints like noise sensitivity and several reliability problems such as charge loss and charge sharing [7]. Trommer et al. [8] have used a new class of field-effect transistors with multiple independent gates (MIGFETs) to mitigate the charge-sharing issue. Still, it fails to capture




FIGURE 1. (a) Conventional dynamic CMOS design. (b) Schematic of FDSOI FET.

two critical effects; velocity saturation and lower switching threshold of the dynamic logic gate. The extensive transistor scaling, process, and supply voltage variations deeply impact the performance of dynamic logic circuits [6]. Several transistor-level and gate-level topologies have been proposed to mitigate these issues. Pal and Islam [6] have proposed a new modified logic topology, the Dynamic Schmitt Trigger topology, to improve the reliability of dynamic circuits against process and supply voltage variations. This topology uses an additional Schmitt Trigger connected with the precharge transistor to mitigate noise and has a stable output voltage irrespective of the supply voltage scaling or process variations. However, the delay is increased, and thus the speed of operation reduces. Also, using extra transistors for the Schmitt Trigger increases the overall area and power consumption. Azizi and Najm [9] have used adaptive body biasing to control the systematic variations in the delay of dynamic logic gates. The correlation between such systematic variations and threshold shift is calculated and used to design a suitable monitor circuit. However, this technique can not be implemented for a system consisting of many blocks of dynamic logic gates, as this would require setting body bias dependencies for each block separately. Also, this cannot mitigate the effect of random process variations that have increased predominance at scaled technology nodes [10].

Our Main Contribution Within the Article: We present a nontraditional circuit topology exploiting back-bias of fully-depleted silicon on insulator (FDSOI) FET to design dynamic logic gates and circuits. Our design requires a lesser number of transistors as compared to the conventional dynamic logic design. The proposed design is faster, more power-efficient, and less prone to variations. Our nontraditional design also reduces the charge-sharing effect of dynamic logic gates. Further, we demonstrate the reduced impact of the process, supply voltage, and load capacitance variations on the delay of our proposed logic gates against the conventional dynamic logic gates.

The rest of the article is organized as follows. Section II describes the BSIM-IMG compact model used for the simulation and its validation with measurement data. Section III

presents the proposed FDSOI-based dynamic logic design and covers two and three input logic gates. Circuits implementation based on the proposed design is presented in Section IV. Results and discussion are presented in Section V. Section VI summarizes and concludes this work.

II. TRANSISTOR MODEL CALIBRATION WITH MEASUREMENT DATA

Fig. 1(b) shows the schematic view of the 14 nm technology node FDSOI FET. The transistor dimensions of the fabricated high- κ /metal gate FDSOI FET [3] used for compact model calibration are as: gate length = 20 nm, buried oxide (BOX) thickness (T_{box}) = 25 nm, and FG oxide thickness = 1.1 nm. We have used the industry-standard BSIM-IMG compact model [11] to calibrate FDSOI FET. Fig. 2(a) shows the model validation of 14 nm technology p-FDSOI FET with the measured data [3] for drain current (I_{ds}) as a function of FG voltage (V_{fg}) for different BG voltages (V_{bg}). We have assumed symmetrical drain current characteristics for both p- and n-FDSOI. Fig. 2(b) shows the simulated transfer characteristics of n-FDSOI FET.

To realize the nontraditional dynamic logic, we have utilized the threshold voltage (V_t) tuning feature of FDSOI FET using back-bias. The V_t of an n-FDSOI FET can be tuned to a high (low) value when a negative (positive) voltage is applied to its BG terminal. Fig. 2(b) shows the I_{ds} as a function of V_{fg} characteristics of an n-FDSOI where V_{bg} is varied from -2 to 2 V at $V_{\text{ds}} = 0.75$ V. For $V_{\text{bg}} = 2$ (-2) V, the inversion layer forms at lower (higher) V_{fg} in the channel compared to $V_{\text{bg}} = 0$ V. Hence, the transistor operates in low- V_t (high- V_t) state. The separation between the low- V_t and high- V_t is depicted in Fig. 2(c) for $V_{\text{bg}} = 2$ and -2 V.

The T_{box} of an FDSOI plays an important role in varying the V_t [3]. Fig. 3 shows the V_t change as a function of V_{bg} for different T_{box} . It shows that the decrease in T_{box} value increases the voltage difference between the low- V_t and high- V_t . For $T_{\text{box}} = 5$ nm and at $V_{\text{bg}} = 2$ (-2) V, the channel inverts more (less) quickly than for $T_{\text{box}} = 25$ nm and requires less (more) V_{fg} to turn on the transistor. Using optimized T_{box} value, the delay of the circuit can be optimized as the transistors can turn on faster and discharge the output node quickly. The logic gate implementation using the optimized $T_{\text{box}} = 5$ nm of FDSOI is presented in Sections III and IV.

III. PROPOSED FDSOI-BASED DYNAMIC LOGIC GATES

Fig. 4(a) and (b) show the comparison of two-input conventional dynamic logic and the proposed FDSOI-based dynamic logic gates. For the proposed dynamic logic gates, inputs “A” and “B” are considered bipolar signals. During the precharge phase, the clock signal (CLK) is low, the precharge transistor (M_{pre}) turns on, and the OUT node charges to V_{dd} and evaluation transistor (M_{eva}) is kept in OFF state to prevent any leakage. Input signal “A” is applied at the FG of n-FDSOI, and its value is chosen such that it lies in between the high- V_t & low- V_t value [as shown in Fig. 2(c)]. The second input signal, “B” is applied at the BG of n-FDSOI. Therefore, only




FIGURE 2. (a) Calibration of drain current (I_{ds}) as a function of front gate (FG) voltage (V_{fg}) of p-FDSOI for different back gate (BG) bias (V_{bg}), $V_{ds} = -0.75$ V. Measurement data is obtained from [3]. (b) I_{ds} as a function of V_{fg} characteristics of n-FDSOI in linear and log scales for different V_{bg} voltages. For positive (negative) V_{bg} , low- V_t (high- V_t) curve is obtained. (c) I_{ds} as a function of V_{fg} characteristics of n-FDSOI with two V_t states obtained by applying V_{bg} of 2 and -2 V at $V_{ds} = 0.75$ V.




FIGURE 3. Threshold voltage (V_t) as a function of back-gate voltage (V_{bg}) for different BOX thicknesses of n-FDSOI. With a decrease in the BOX thickness, a large difference in the threshold voltage is obtained between high and low V_{bg} .

when the input signals “A” and “B” are high (i.e., “A” = 0.75 V, and “B” = 2 V), n-FDSOI will be in low- V_t state and conducts. For any other input signal condition, it remains in non-conducting mode and this property of n-FDSOI forms the basis of the proposed circuit operation. We proposed the basic idea in [12] for the nontraditional dynamic XNOR logic gate. Here we extend the idea to basic dynamic logic gates like NAND, OR, XOR, AND, NOR, and also combinational circuits (like, half-adder and full-adder) that forms the basis for more complex circuits. Furthermore, we have also analyzed the impact of the process, supply voltage, and load capacitance variation for each gate and show how our proposed design performs better than the conventional dynamic logic gates.

A. BASIC DYNAMIC LOGIC GATES

1) NAND AND OR DYNAMIC LOGIC GATES

Fig. 4(b)(i) and (b)(ii) show the FDSOI-based dynamic NAND gate and OR gate, respectively. It consists of only one n-FDSOI in the PDN compared to the two nFETs required in conventional dynamic logic design. For the two-input NAND logic, the input signal “A” is applied at the FG, and signal “B” is applied simultaneously at the BG of n-FDSOI. For OR logic, input signal “ \bar{A} ” is applied at the FG, and signal “ \bar{B} ” is applied at the BG of the n-FDSOI.

2) WORKING OF THE PROPOSED DYNAMIC NAND GATE

During the evaluation phase, if both input signals “A” and “B” are logic high (as shown in Fig. 5, during interval 10–20 ps) the n-FDSOI turns on because of the 0.7 V at the FG, and is in the low- V_t state due to 2 V at BG. The OUT node discharges to GND through the ON resistance of M_{eva} . In other cases of input signal combinations, the OUT node will remain at the high (precharged value) as n-FDSOI will be OFF due to logic low at the FG or operates in the high- V_t state (see Fig. 5). Thus, it demonstrates dynamic NAND logic gate operation at the output node using only one transistor in the PDN. The working of the OR gate can be explained in a complement to the input signal applied in the NAND gate.

3) XNOR AND XOR DYNAMIC LOGIC GATES

Fig. 4(b)(iii) and (b)(iv) show the FDSOI-based dynamic XNOR and XOR gate, respectively. Both gates consist of only two n-FDSOIs (N1 and N2) in PDN compared to four nFETs required in conventional designs. N1 has two input signals “A” and “B” (“B”) at FG and BG, respectively; and N2 has “A” and “B” (“ \bar{B} ”) at FG and BG, respectively.

4) WORKING OF THE PROPOSED DYNAMIC XNOR GATE

In case both input signals (A and B) are logic low or high, both N1 and N2 are not in conducting state, leading the OUT node to stay high. If one of the inputs, A or B, is a logic high and the other one is logic low, N1 or N2 starts conducting, and the OUT node discharges to GND. Thus, the functionality constitutes an XNOR gate operation, as shown in Fig. 5. Similarly, for the working of the proposed dynamic XOR gate, when both input signals “A” and “B” are logic high (low), N1 (N2) is in the OFF state, whereas N2 (N1) is in ON state and the OUT node discharges. When one of the inputs is logic high, and the other is logic low, both N1 and N2 are not conducting, and the OUT node remains high. Thus, the two n-FDSOIs constitute an XOR logic gate.

5) AND AND NOR DYNAMIC LOGIC GATES

Fig. 4(b)(v) and (b)(vi) show the FDSOI-based dynamic AND gate and NOR gate, respectively. AND gate is realized using two parallel-connected n-FDSOIs, where the N1 has “A” and “ \bar{B} ” input signals at FG and BG, respectively. N2 has “ \bar{A} ”




FIGURE 4. Basic concepts of dynamic logic gate. (a) Conventional dynamic logic design. (b) Proposed. The input signals in the proposed dynamic logic gates are applied at both front and BG of the n-FDSOI FET. Comparatively, less transistor count is obtained from the proposed logic design for the (i) NAND, (ii) OR, (iii) XNOR, and (iv) XOR, whereas (v) AND and (vi) NOR have the same number of transistors.




FIGURE 5. Simulation results for the timing diagram of the proposed FDSOI-based dynamic logic gates.

input signal at FG; the BG terminal is grounded. For the NOR logic, the polarity of the input signals is reversed.

6) WORKING OF THE PROPOSED DYNAMIC AND GATE

In the evaluation phase, if both the input signals (A and B) are logic high, $N1$ and $N2$ will remain off, and the OUT node stays at the precharged state V_{dd} . For the case when $A = \text{high (low)}$ and $B = \text{low (high)}$, the $N1$ turns on (the $N2$ turns on), and the OUT node discharges to GND . If both input signals are logic low, the $N2$ will be on and discharge the OUT node to GND . Hence, this circuit design performs AND logic successfully. Similarly, the working of the NOR gate




FIGURE 6. Pull-down network of three-input dynamic XNOR logic gate. (a) Conventional. (b) Proposed. The transistor count is reduced in the proposed design.

can be understood. Fig. 5 shows the timing diagram of all the above-mentioned dynamic logic gates.

B. THREE-INPUT FDSOI-BASED DYNAMIC XNOR GATE

Most of the modern digital circuits use three-input logic gates (such as full-adder [13]). Fig. 6(a) shows the PDN of a conventional three-input dynamic XNOR logic gate which requires ten transistors, whereas our proposed three-input FDSOI-based dynamic XNOR logic gate requires only six n-FDSOIs. When all three inputs are high, $N1$, $N3$, and $N5$ will be off. Since $N2$ has \bar{B} at BG, it will be in high- V_t state and off. However, $N4$ and $N6$ will be on, and the OUT node will discharge to GND , which results in a high output state. For the other input combinations, logic can be deduced




FIGURE 7. The basic structure of half-adder circuit. (a) Conventional. (b) Proposed. The conventional design takes six transistors whereas the proposed design required four n-FDSOI FET.

based on the state of n-FDSOIs and XNOR gate functionality is realized. Other three-input FDSOI-based dynamic logic gates can also be constructed using n-FDSOIs. This idea can also be generalized for the n -input dynamic logic gates.

IV. PROPOSED FDSOI-BASED COMBINATIONAL CIRCUITS

A. HALF-ADDER

A half-adder consists of two logic gates that perform the addition operation between the two input signals, A and B . The XOR logic calculates the SUM ($S = A \oplus B$) of two inputs, and the AND logic computes the CARRY ($C_o = A \cdot B$). The basic PDN structure of half-adder is shown in Fig. 7. The conventional half-adder [see Fig. 7(a)] requires six transistors (four for SUM and two for CARRY evaluation), whereas the proposed FDSOI-based half-adder [see Fig. 7(b)] consists of only four n-FDSOIs (two for SUM and two for CARRY).

To compute the SUM bit, $S = A \oplus B$, two n-FDSOIs (N1 and N2) are connected at their drains, which act as an XOR logic. The other n-FDSOIs, N3 and N4, are connected to perform AND logic and compute the CARRY (C_o) bit. Fig. 8 shows the layout of the conventional and proposed half-adder circuit. The layouts are drawn using commercial 22FDX PDK from GlobalFoundries. The proposed design has a 33% improvement in the area due to fewer transistors required. The proposed structure perfectly performs the half-adder operation. The timing diagram result for the half-adder is shown in Fig. 9.

B. FULL-ADDER

To extend the half-adder circuit to a full-adder circuit, another input, carry-in (C_i) is added to get the CARRY, $C_o = A \cdot B + A \cdot C_i + B \cdot C_i$ and SUM, $S = A \oplus B \oplus C_i$. The basic PDN of the full-adder structure is shown in Fig. 10. The conventional full-adder circuit [see Fig. 10(a)] requires 16 transistors (ten for SUM and six for CARRY). In contrast, the proposed FDSOI-based full-adder circuit [see Fig. 10(b)] requires ten n-FDSOIs (six for SUM and four for CARRY) and hence, a very compact design is obtained with the proposed full-adder circuit design.




FIGURE 8. Layout for the dynamic half-adder circuit. (a) Conventional. (b) Proposed. The proposed design has a 33% improvement in the area due to less number of transistors required. The layouts are drawn using commercial 22FDX PDK from GlobalFoundries.




FIGURE 9. Simulation results for the timing diagram of proposed FDSOI-based half-adder circuit.

To compute the SUM, $S = A \oplus B \oplus C_i$, N1 and N2 are connected in parallel and N5 is in series with them and N3 and N4 are connected in parallel and N6 is in series. The other four n-FDSOIs, N7–N10, are connected to get the C_o as shown in Fig. 10(b). The simulation result of the full-adder circuit is shown in Fig. 11.



V. RESULTS AND DISCUSSION

A. PERFORMANCE METRICS

The performance of the proposed FDSOI-based dynamic logic circuits is compared with the conventional logic circuit designs in terms of transistor count, worst-case delay, power dissipation, and power-delay product (PDP) in Table 1. Simulations are performed with the help of the industry

TABLE 1. Performance comparison of the proposed FDSOI-based logic gates, half-adder, and full-adder circuits with the conventional circuit designs. As can be noticed, the proposed designs lead the conventional designs in every metric.

| Circuit Design | | Number of Transistors | Propagation Delay(ps) | Power (μ W) | Power-Delay Product (PDP) (10^{-18}) |
|---------------------|--------------|-----------------------|-----------------------|------------------|--|
| XNOR | Conventional | 6 | 3.27 | 0.805 | 2.632 |
| | Proposed | 4 | 1.174 | 0.438 | 0.514 |
| | Improvements | 33.33% | 64.09% | 45.59% | 80.47% |
| XOR | Conventional | 6 | 3.22 | 0.808 | 2.602 |
| | Proposed | 4 | 1.17 | 0.438 | 0.512 |
| | Improvements | 33.33% | 63.66% | 45.79% | 80.32% |
| OR | Conventional | 4 | 2.395 | 1.04 | 2.49 |
| | Proposed | 3 | 0.777 | 0.535 | 0.415 |
| | Improvements | 25% | 67.55% | 48.56% | 78.51% |
| NAND | Conventional | 4 | 2.39 | 1.06 | 2.53 |
| | Proposed | 3 | 0.77 | 0.535 | 0.412 |
| | Improvements | 25% | 67.78% | 49.53% | 83.71% |
| AND | Conventional | 4 | 2.194 | 0.751 | 1.647 |
| | Proposed | 4 | 1.17 | 0.438 | 0.513 |
| | Improvements | 0% | 46.67% | 41.57% | 68.85% |
| NOR | Conventional | 4 | 2.395 | 1.045 | 2.502 |
| | Proposed | 4 | 1.97 | 0.437 | 0.86 |
| | Improvements | 0% | 17.74% | 58.18% | 65.63% |
| Half Adder | Conventional | 6 | 5.414 | 1.559 | 8.44 |
| | Proposed | 4 | 1.608 | 0.876 | 1.408 |
| | Improvements | 33.33% | 70.29% | 43.8% | 83.32% |
| Full Adder | Conventional | 16 | 9.65 | 2.14 | 20.651 |
| | Proposed | 10 | 3.901 | 1.19 | 4.642 |
| | Improvements | 37.5% | 59.57% | 43.39% | 77.52% |
| Average Improvement | | 23.43% | 57.16% | 47.05% | 77.29% |


FIGURE 10. Basic structure of full-adder circuit. (a) Conventional. (b) Proposed. The conventional design takes 16 transistors (ten for the SUM and six for the CARRY) whereas the proposed design takes only ten n-FDSOI FETs (six for the SUM and four for the CARRY).

FIGURE 11. Simulation results for the timing diagram of proposed FDSOI-based full-adder circuit.

standard SPICE simulator “HSPICE” and calibrated BSIM-IMG model.

The delay of a dynamic logic gate (t_{pd}) is calculated as

$$t_{pd} = t_{phl} + t_{pre} \quad (1)$$

where t_{phl} is the time taken by the output signal to go from 90% to 10% of V_{dd} and t_{pre} is the time taken to precharge the OUT node from 10% to 90%. The dynamic power dissipation is data-dependent in the dynamic logic circuit. The total dynamic power consumption (P_{dy}) for a dynamic logic gate

connected to a constant power supply (V_{dd}) is given by

$$P_{dy} = \frac{V_{dd}}{t_{phl}} \int_0^{t_{phl}} I dt \quad (2)$$

where I is the current drawn from the supply during the evaluation phase of dynamic logic gates, I depends on factors like; gate capacitance, mobility, dimension of the transistor, and gate overdrive voltage. To first order, I is directly proportional to the square of the gate overdrive voltage. In the proposed design, the transistor operates near the sub-threshold region, where the gate-overdrive voltage is much lower than conventional dynamic logic gates. Thus, the

TABLE 2. Simulation parameters and its nominal value.

| Simulation Parameters | Values |
|---|--------|
| Supply Voltage | 0.75 V |
| Temperature | 300 K |
| Channel Length (L) | 20 nm |
| Channel Width (W) | 20 nm |
| Channel Thickness (TSI) | 6 nm |
| Equivalent Front Gate Dielectric Thickness (EOT1) | 1.1 nm |
| Equivalent back Gate Dielectric Thickness (EOT2) | 5 nm |
| Load Capacitance | 0.1fF |

TABLE 3. Post layout performance comparison of the proposed FDSOI-based logic gates and half-adder circuit with the conventional circuit designs. As can be noticed, the proposed designs lead the conventional designs in every metric. The results have been obtained using commercial 22FDX PDK from GlobalFoundries.


| Circuit Design | Area (μm^2) | Propagation Delay(ps) |
|----------------|--------------------------|-----------------------|
| XOR | Conventional | 7.428 |
| | Proposed | 4.012 |
| | Improvements | 45.999% |
| AND | Conventional | 5.028 |
| | Proposed | 4.047 |
| | Improvements | 19.510% |
| Half Adder | Conventional | 12.558 |
| | Proposed | 8.474 |
| | Improvements | 32.521% |

proposed design's power consumption is much lower than the conventional design. Biasing the conventional design in the near sub-threshold region loses its functionality and increases the delay. Our design does not suffer from such problems as FG and BG drive it.

The conventional and the proposed dynamic logic designs are simulated under identical temperatures, supply voltage, and load conditions. However, the input voltage for the designs varies according to the operation's demand. Table 2 provides the nominal values of the parameters like channel length (L), channel width (W), channel thickness (TSI), effective oxide thickness (EOT1), and box thickness (EOT2).

XNOR and XOR logic gain 33.33% in transistor count than the conventional one, whereas OR and NAND have a 25% gain. However, AND and NOR designs take the same number of transistors as conventional designs. In case of propagation delay and power dissipation, the proposed logic gates have a considerable amount of improvement compared to conventional ones. Additionally, We have evaluated the performance of half-adder and full-adder circuits based on the proposed logic design. The gains in the transistor count are 33.33% and 37.5% for the half-adder and full-adder, respectively. Also, a significant amount of reduction in propagation delay and power dissipation is obtained in both circuits, as shown in Table 1.

The post-layout performance metrics of our proposed design is shown in Table 3. These improvements are attributed to the reduced number of transistors. As the number of transistors is reduced, the parasitics and capacitances are


FIGURE 12. Circuit schematic of a dynamic two-NAND logic gate. (a) Conventional. (b) Proposed. The proposed dynamic logic design for the two-NAND gate doesn't have an internal node. However, the conventional dynamic two-NAND logic gate has an internal node capacitance responsible for charge sharing.

also reduced, which increases the speed without the increase in power. Additionally, using BG as one of the input terminals, we can conduct the channel at a lower voltage in the sub-threshold region where the current is much lower. This explains the significant low power consumption of the proposed design.

B. CHARGE SHARING ANALYSIS

Charge sharing is a critical problem that occurs in conventional dynamic logic gates when internal nodes are present between the transistors. These internal nodes share the charge stored in the OUT node during the precharge phase and reduce the drivability of the gate. Fig. 12(a) shows a conventional dynamic two-NAND logic gate where an internal node C_1 is present between N1 and N2. When $\text{CLK} = 0$, the OUT node precharges to V_{dd} and when $\text{CLK} = 1$, $A = 1$, and $B = 0$, the charge stored in C_L is shared with the C_1 node. In this case, the voltage at the OUT node can be estimated by

$$\partial V_{\text{OUT}} \approx -\frac{C_1}{C_L}(V_{\text{dd}} - V_{\text{th}}).$$

This charge-sharing effect becomes critical if the induced voltage drop goes below the threshold voltage of the transistor in the evaluation network. The proposed design avoids the charge-sharing problem for the two-input logic gates due to the absence of internal nodes [see Fig. 12(b)], which helps the output voltage level to maintain its previous charged value. Also, for a higher number of input signals, the less number of internal nodes will be present in the proposed design, which reduces the charge-sharing problem compared to the conventional dynamic logic designs.

C. VARIABILITY ANALYSIS

This section explores the impact of process variations on the FDSOI device by performing Monte-Carlo (MC) simulations using 10 000 samples in the SPICE simulator (Synopsys HSPICE). For the FDSOI technology, the sources




FIGURE 13. Variability calibration and benchmark against measurement data [3] of n-FDSOI device. As can be noticed that the overall variation in the I_{ON} and I_{OFF} obtained from our MC simulations is in accordance with the measurement data. A good match between the regression curve of the MC data and the measurement data is obtained from the n-FDSOI device.




FIGURE 14. Decomposition of the overall σ Delay to its individual variation sources (conventional designs have more variation than the proposed design). Note that the overall σ Delay is not the sum of individual components.

of variability are the gate work function (ϕ_g), channel length (L), channel width (W), channel thickness (TSI), equivalent FG dielectric thickness (EOT1), and equivalent BG dielectric thickness (EOT2) [14]. This work assumes all the sources of variability to have Gaussian distribution. The standard deviation in the gate work function due to metal gate granularity ($\sigma\phi_g$) is assumed to be 15 mV for the n-FDSOI as demonstrated in [15]. The mean value $\sigma\phi_g = 4.425$ V which amounts to $\sigma\phi_g/\mu\phi_g = 0.34\%$ [15].

Fig. 13 shows the regression curve (I_{ON} as a function of I_{OFF}), which we have employed to calibrate and benchmark our results against the measurement data [3]. As explained above, keeping the $\sigma\phi_g$ values for n-FDSOI and assuming an equal contribution from the rest of the variability sources (i.e., L , W , TSI, EOT1, and EOT2), MC simulations are

performed. The simulations over the $\sigma/\mu\%$ values until the slope of the regression curve of data points from measurement data matches with the slope of the regression curve of our MC data points. We find that for $\sigma/\mu\% = 3.12\%$ in the remaining variability sources has a good match between the regression curve of our MC data points and measurement data points as demonstrated in Fig. 13. Using the above-mentioned calibrated setup, the amount of variability originating from other sources, i.e., L , W , TSI, EOT1, and EOT2, is calculated.

In the presented analysis, the variability analysis is performed for the XNOR, XOR, OR, NAND, AND, and NOR gates. Fig. 14 shows the decomposition of overall σ Delay to its individual variation sources i.e., process, supply voltage, and output load capacitance. Supply voltage and output load capacitance variations have been calculated using 3σ variation. The proposed dynamic logic designs are less affected by all the variation sources compared with the conventional logic design. The main reason for less variation of the proposed dynamic logic designs will be the reduction in the transistor count, which translates into fewer effects of the parasitic and coupling issues. This makes the sensitivity of the delay of the proposed logic designs more minuscule than the conventional design.

However, the challenge associated with our proposed dynamic logic gates is cascading due to the requirement of different voltages at the FG and BG. Also, the output of our design is always 0.75 V, so if the output needs to be connected to BG in the next gate then it has to be amplified using charge pump circuits. Nevertheless, our proposed dynamic logic gates have a niche focus on the standalone circuit applications as opposed to being a generic solution for dynamic logic gates, such as mismatch calculation between two signals using an XNOR gate and applications where highly parallel computations are needed, such as Hamming distance calculation using parallel connected XNOR cells for Hyperdimensional computing and XNOR-based Binary Neural networks, as well as in other analog computing scenarios like crossbar array.

VI. CONCLUSION

We have proposed a nontraditional design of dynamic logic gates and circuits with FDSOI FETs. The performance metrics in terms of transistor count, propagation delay, power dissipation, and PDP show high improvements compared to conventional designs. We have also presented a design methodology for the three-input XNOR logic gate that can be extended for other logic gates and generalized for n -input dynamic logic gates. Our design avoids the charge-sharing problem for the two-input dynamic logic gates and reduces its effect for higher-input dynamic logic gates. Finally, a comprehensive analysis of the process, supply voltage, and load capacitance variations of n-FDSOI is performed to study their effects on the delay of the logic gates. The proposed design is less sensitive to variations than the conventional design.

REFERENCES

- [1] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.
- [2] J. L. Rossello, C. de Benito, and J. Segura, "A compact gate-level energy and delay model of dynamic CMOS gates," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 10, pp. 685–689, Oct. 2005.
- [3] Q. Liu et al., "High performance UTBB FDSOI devices featuring 20 nm gate length for 14 nm node and beyond," in *IEDM Tech. Dig.*, Dec. 2013, p. 9.
- [4] D. Williamson, "ARM Cortex-A8: A high-performance processor for low-power applications," in *Unique Chips and Systems*. Boca Raton, FL, USA: CRC Press, 2018, pp. 95–122.
- [5] S. Mishra, T. V. Mahendra, J. Saikia, and A. Dandapat, "A low-overhead dynamic TCAM with pipelined read-restore refresh scheme," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 5, pp. 1591–1601, May 2018.
- [6] I. Pal and A. Islam, "Circuit-level technique to design variation- and noise-aware reliable dynamic logic gates," *IEEE Trans. Device Mater. Rel.*, vol. 18, no. 2, pp. 224–239, Jun. 2018.
- [7] D. Vana, P.-E. Gaillardon, and A. Teman, "C²TIG: Dynamic C²MOS design based on three-independent-gate field-effect transistors," *IEEE Trans. Nanotechnol.*, vol. 19, pp. 123–136, 2020.
- [8] J. Trommer, M. Simon, S. Slesazek, W. M. Weber, and T. Mikolajick, "Inherent charge-sharing-free dynamic logic gates employing transistors with multiple independent inputs," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 740–747, 2020.
- [9] N. Azizi and F. N. Najm, "Compensation for within-die variations in dynamic logic by using body-bias," in *Proc. 3rd Int. IEEE-NEWCAS Conf.*, Mar. 2005, pp. 167–170.
- [10] M. Meterelliyo, P. Song, F. Stellari, J. P. Kulkarni, and K. Roy, "Characterization of random process variations using ultralow-power, high-sensitivity, bias-free sub-threshold process sensor," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1838–1847, Aug. 2010.
- [11] H. Agarwal et al., "BSIM-IMG: Advanced model for FDSOI transistors with back channel inversion," in *Proc. 4th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Apr. 2020, pp. 1–4.
- [12] S. Kumar, S. Chatterjee, C. K. Dabhi, H. Amrouch, and Y. S. Chauhan, "Novel FDSOI-based dynamic XNOR logic for ultra-dense highly-efficient computing," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2022, pp. 3373–3377.
- [13] H. Lee and G. E. Sobelman, "A new low-voltage full adder circuit," in *Proc. Great Lakes Symp. VLSI*, 1997, pp. 88–92.
- [14] Y. Yang, S. Markov, B. Cheng, A. S. M. Zain, X. Liu, and A. Cheng, "Back-gate bias dependence of the statistical variability of FDSOI MOSFETs with thin BOX," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 739–745, Feb. 2013.
- [15] H. F. Dadgour, K. Endo, V. K. De, and K. Banerjee, "Grain-orientation induced work function variation in nanoscale metal-gate transistors—Part I: Modeling, analysis, and experimental validation," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2504–2514, Oct. 2010.