

Electrothermal Cosimulation for Predicting the Power Loss and Temperature of SiC MOSFET Dies Assembled in a Power Module

Yohei Nakamura¹, Tristan M. Evans, Naotaka Kuroda, Hiroyuki Sakairi¹, Yusuke Nakakohara¹, Hirotaka Otake¹, and Ken Nakahara¹, *Member, IEEE*

Abstract—The electrothermal cosimulation proposed in this paper accurately reproduces the power loss and the temperature of the silicon carbide (SiC) metal–oxide–semiconductor field-effect transistor (MOSFET) dies assembled in a power module comprising a buck converter. The current–voltage characteristic of the body diode embedded in a SiC MOSFET is not like that of an ideal diode because this characteristic depends on the negative gate–source voltage of the transistor. Our device model was, therefore, created to reflect this unique feature and the temperature dependence of the drain current for predicting the power loss of the MOSFET. The simulation uses a look-up table to reduce the computation time. This yields accurate results for the power loss in a buck converter operating at switching frequencies (f_{sw}) ranging from 50 to 350 kHz. The f_{sw} -dependent steady-state temperature of the SiC MOSFET was reproduced well; it ranged from 60 °C to 140 °C. The maximum deviation between the measured and the simulated results was less than 3.0 W and 8 °C, respectively, for the power loss and the temperature of the dies.

Index Terms—Body diode (BD), device modeling, electrothermal cosimulation, metal–oxide–semiconductor field-effect transistor (MOSFET), silicon carbide (SiC).

I. INTRODUCTION

SILICON carbide (SiC) metal–oxide–semiconductor field-effect transistors (MOSFETs) have been attracting considerable attention recently as promising devices in power electronics. Their ON-resistance values are lower than those of Si power devices. SiC MOSFETs have higher breakdown voltages and switching speeds than Si power devices, and they can operate at high temperatures [1], [2]. These properties of SiC MOSFETs make them suitable for use as switching devices in power converters, especially under high-voltage, high-current, and high-temperature conditions.

Manuscript received October 11, 2018; revised February 5, 2019 and May 6, 2019; accepted June 16, 2019. Date of publication July 29, 2019; date of current version December 13, 2019. Recommended for publication by Associate Editor H. Peng. (*Corresponding author: Yohei Nakamura.*)

Y. Nakamura, N. Kuroda, H. Sakairi, Y. Nakakohara, H. Otake, and K. Nakahara are with the ROHM Co. Ltd., Kyoto 615-0045, Japan (e-mail: yohei.nakamura@dsn.rohm.co.jp; naotaka.kuroda@dsn.rohm.co.jp; hiroyuki.sakairi@dsn.rohm.co.jp; yusuke.nakakohara@dsn.rohm.co.jp; hirotaka.otake@dsn.rohm.co.jp; ken.nakahara@dsn.rohm.co.jp).

T. M. Evans is with the Department of Electrical Engineering, the University of Arkansas, Fayetteville, AR 72701 USA (e-mail: tmevans@email.uark.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2925147

However, thermal management is always important for the safety, reliability, and performance of SiC MOSFETs. SiC MOSFETs have high-voltage and high-current tolerance. This means that SiC MOSFETs are often exposed to severe heat stresses, which are partly caused by power loss during their own switching operations. In power modules (PMs) with SiC MOSFET dies, the modules are miniaturized to achieve a device with high-speed switching performance. In these PMs, the heat stress is much worse because the path for heat dissipation is narrow. Experimental approaches to thermal management, however, require multiple rounds of time-consuming prototyping and testing. Therefore, a front-end loading design is required for reliable thermal management. Therefore, electrothermal cosimulation has been intensely researched [3]–[10].

The transient behavior of switching devices in a power converter partly determines its power loss. Hence, device modeling is very important in high-quality electrothermal cosimulation. Several device models of SiC MOSFETs have recently been developed to simulate the switching behavior of the SiC MOSFETs [11]–[17], and some of these models can successfully reproduce the transient characteristics and power losses of SiC MOSFETs. However, these models do not consider the peculiar current–voltage (I – V) characteristic in which the body diode (BD) of a SiC MOSFET depends on the negative gate–source voltage (V_{gs}) of the transistor [18]. In power converters, current flows through the BD at the dead time period if it is used as a freewheeling diode. Hence, the BD generates a power loss, which depends on the forward voltage (V_F) of the BD. In the operation, a negative V_{gs} is commonly applied to the transistor, mainly to avoid a false turn-ON [19]. In this situation, the V_F is significantly affected by the negative V_{gs} ; therefore, the V_{gs} -dependent BD model is important for predicting power losses.

There is still room for improvement in the verification of electrothermal cosimulation. Some research papers provide only simulated temperatures without making any comparison with the experimental data; therefore, the validity of these results is not clear [6]–[10]. Other researchers have claimed that the measured and simulated temperatures are in good agreement [3], [4]; however, their predictable temperature range is much lower (up to 60 °C) than the possible junction temperature of semiconductor dies in practical power converters. Practical electrothermal cosimulation must be validated by comparing

the predicted results with the experimental values for the temperature range expected in practical power converters.

In this paper, we describe an accurate electrothermal cosimulation and prove its validity by comparing the simulation results with the experimental values. In Section II, we explain the fundamentals of the electrothermal cosimulation scheme proposed in this paper. This section explains how we improved the model of the SiC MOSFET device that we reported previously [20]. The modified model incorporates a temperature-dependent drain current (I_d) modeled as a function of the drain-source voltage (V_{ds}). The BD was upgraded to reflect the V_{gs} -dependent I - V characteristics. We then describe how we set up and performed the experiments in Section III. In the experiments, a PM was used with two SiC MOSFETs to validate the simulation results. The PM with a heat sink was used as the half-bridge in the buck converter. The buck converter operates at a switching frequency (f_{sw}) ranging from 50 to 350 kHz. The validation of the simulation is discussed in Section IV. We describe how precisely our simulation predicts the power losses and temperatures of the SiC dies (T_{die}). The maximum predicted T_{die} is 140 °C. The maximum deviation between the measured and simulated power loss and the T_{die} results was less than 3.0 W and 8 °C, respectively. In Section V, we conclude this paper and summarize the findings of this research.

II. ELECTROTHERMAL COSIMULATION

In the conventional electrothermal cosimulation, the electrical and thermal simulations are connected. Starting with the ambient temperature, the electrical simulation calculates the power loss of the semiconductor dies in the first time step; this power loss is used by the thermal simulation to calculate the temperature of the dies. This temperature is then used by the electrical simulation in the second time step, and so on. In general, however, this very simple cosimulation scheme inevitably requires a large calculation time because for a power converter, the electrical simulation ranges from a few nanoseconds to a few microseconds, whereas the thermal simulation takes up to 10^3 s. Therefore, several methods have been proposed to solve this problem [3]–[10]. Among these methods, we have adopted the look-up table (LUT) method [5] as the basic simulation scheme because it reduces the computation time.

The accuracy of our LUT-based electrothermal cosimulation depends substantially on the LUT quality, which, in turn, depends on the simulated estimates of P_{die} and T_{die} (P_{die} denotes the power loss averaged over one switching cycle). The accuracy of the estimated P_{die} is positively correlated with how well the model of a transistor die reproduces its actual behavior. Here, the transistor die used for the experiments was a SiC MOSFET. The structure of our device model is explained in Section II-A. The thermal network model gives a highly accurate estimate of T_{die} . The details of this model are described in Section II-B. Finally, in Section II-C, we describe the fundamental process to predict P_{die} and T_{die} by using LUT-based electrothermal cosimulation.

A. Device Model

The basic device model of the SiC MOSFET die used here is the one that we reported in [20]; however, we had some issues

TABLE I
SYMBOLS USED IN THE BD MODEL EQUATION

Symbol	Meaning
I_F^{BD}	Forward current of the BD, which is equal to I_d flowing from the source to the drain of the transistor
I_{sat}	Saturation current
V_{FD}	Threshold parameter for I_F^{BD}
α	Base of the exponential function
β, γ	Scaling factors for V_{gs} dependency of I_F^{BD}
n	Emission coefficient
k	Boltzmann's constant

on the BD and on the I_d - V_{ds} relation. In [20], the model did not fully consider the characteristic of the BD. Nevertheless, the power loss in the BD is not negligible in practical power converters because the load current flows through the BD of a SiC MOSFET during the OFF state of the transistor. As mentioned in Section I, however, the BD has negative V_{gs} -dependent I - V characteristics, whereas a negative V_{gs} is commonly applied to a SiC MOSFET during its OFF state; this is done mainly to avoid a false turn-ON. Therefore, an accurate V_{gs} -dependent model of the BD is necessary for simulating P_{die} .

The BD model proposed here is

$$I_F^{BD}(V_{ds}, V_{gs}) = I_{sat} \left\{ \alpha \left(\frac{q(-V_{ds} + V_{FD}) + \beta \tanh(\gamma V_{gs})}{nkT} \right) - 1 \right\}. \quad (1)$$

The symbols in (1) are summarized in Table I.

The parameters V_{FD} , α , β , and γ are empirical. To reproduce the temperature dependence of the I - V characteristics, the parameters I_{sat} , n , V_{FD} , β , and γ are assumed to change linearly with temperature

$$I_{sat} = I_{sat0} (1 + K_{I_{sat}} \Delta T) \quad (2)$$

$$n = n_0 (1 + K_n \Delta T) \quad (3)$$

$$V_{FD} = V_{FD0} (1 + K_{V_{FD}} \Delta T) \quad (4)$$

$$\beta = \beta_0 (1 + K_\beta \Delta T) \quad (5)$$

$$\gamma = \gamma_0 (1 + K_\gamma \Delta T) \quad (6)$$

$$\Delta T \equiv T_{die} - T_a. \quad (7)$$

Here, the additional subscript 0 is for the ambient temperature; $K_{I_{sat}}$, K_n , $K_{V_{FD}}$, K_β , and K_γ are the coefficients for the temperature dependence. T_a is the ambient temperature.

In order to model the BD, we used a commercially available parameter extraction tool (IC-CAP; Keysight Technologies). The measured I - V data were fed into IC-CAP, and the simulated data were fitted to the measured data for parameter extraction. The fitting was performed with the nonlinear least-squares-fit algorithm in IC-CAP until the root-mean-squared (rms) error was less than 10%.

Fig. 1 shows the experimental and modeled I_d - V_{ds} curves of the BD for $T_{die} = 25$ °C and 150 °C. V_{gs} was varied from -5 to 0 V in steps of 1.0 V. The extracted model parameters are shown in Table II. As clearly shown in this figure, the model reproduces well the negative V_{gs} -dependent I - V characteristics, especially for high current and large negative V_{gs} .




Fig. 1. Experimental and simulated I_d - V_{ds} curves for the BD. The dots and solid lines denote the experimental and simulated I_d - V_{ds} curves, respectively. V_{gs} was varied from -5 to 0 V in steps of 1.0 V. (a) $T_{die} = 25$ °C. (b) $T_{die} = 150$ °C.

TABLE II
EXTRACTED PARAMETERS OF THE BD MODEL

Symbol	Value
V_{FDO}	0.458 V
I_{sat0}	9.76×10^{-5} A
n_0	0.382
α_0	2.11
β_0	1.48 eV
γ_0	0.216 V $^{-1}$
K_{Isat}	1.00×10^{-6} K $^{-1}$
K_n	1.00×10^{-6} K $^{-1}$
K_{VFD}	-5.48×10^{-3} K $^{-1}$
K_β	-5.48×10^{-3} K $^{-1}$
K_γ	7.23×10^{-3} K $^{-1}$

The current equation of the transistor was modified to improve the temperature dependence of its I_d - V_{ds} relation. We introduced temperature-dependent parameters into the original I_d - V_{ds} equations reported in [20]. The parameters A and D in [20] are also used here, but these parameters were fixed and independent of the temperature in the original version of the model. These original stationary parameters are replaced by temperature-dependent parameters as follows:

$$A_T = A(1 + K_{A1}(1 + \tanh(K_{A2} + K_{A3}V_{ds}))\Delta T) \quad (8)$$

$$D_T = D(1 + K_{D1} \tanh(K_{D2}\Delta T)) \quad (9)$$




Fig. 2. Experimental and modeled results of I_d - V_{ds} characteristics. The dots and lines denote the experimental and modeled I_d - V_{ds} curves, respectively, of the SiC die for $V_{gs} = 4$ - 18 V in steps of 1.0 V. (a) $T_{die} = 25$ °C. (b) $T_{die} = 150$ °C.

TABLE III
EXTRACTED PARAMETERS OF THE TEMPERATURE DEPENDENCE OF I_d - V_{ds} CHARACTERISTIC

Symbol	Value
K_{A1}	5.50 K $^{-1}$
K_{A2}	0.317
K_{A3}	-1.48×10^{-2} V $^{-1}$
K_{D1}	-31.8
K_{D2}	1.00×10^{-2} K $^{-1}$

where K_{A1} , K_{A2} , K_{A3} , K_{D1} , and K_{D2} are the coefficients for temperature dependence. For modeling the temperature dependence of the I_d - V_{ds} characteristic, we used IC-CAP in the same way as when modeling the BD. Fig. 2 shows the experimental and modeled I_d - V_{ds} characteristics at $T_{die} = 25$ °C and 150 °C with the V_{gs} values varying from 4 to 18 V in steps of 1.0 V. The extracted model parameters are shown in Table III. The modified transistor model follows well the temperature dependence of the I_d - V_{ds} characteristics of the SiC MOSFET.

B. Thermal Network Model

The PM was used with a heat sink in the validation experiments. The details are given in Section III. We created the thermal network model based on the cross-sectional diagram shown in Fig. 3. The PM was assumed to have five thermal impedances— $Z_{th(1,1)}$, $Z_{th(2,2)}$, $Z_{th(1,2)}$, $Z_{th(2,1)}$, and $Z_{th_{hs}}$ (see Fig. 3). $Z_{th(1,1)}$ and $Z_{th(2,2)}$ denote the thermal impedances of the self-heating flow paths for each die. Here, self-heating means that the temperature rise is caused by the die's own




Fig. 3. Schematic cross section of the PM, including dies with a heat sink. The arrows express the heating flow paths. $Z_{th(1,1)}$ and $Z_{th(2,2)}$ are the thermal impedances of the self-heating for each die. $Z_{th(1,2)}$ and $Z_{th(2,1)}$ are the thermal impedances of cross heating between the dies. Z_{th_hs} is the thermal impedance of the heat sink.

TABLE IV
PROPERTIES OF THE MATERIALS USED IN THE FE MODEL

	Thermal conductivity ($W\ m^{-1}\ K^{-1}$)	Specific heat ($J\ K^{-1}\ kg^{-1}$)	Density ($g\ cm^{-3}$)
SiC	370	690	3.21
Solder	64	220	7.40
Al	237	880	2.69
Cu	402	385	8.96
SiN	58	600	3.50
Thermal grease	4.5	2200	2.50

power loss. $Z_{th(1,2)}$ and $Z_{th(2,1)}$ denote the thermal impedances of the cross-heating flow paths between the dies. Here, cross heating means that the temperature rise in one die is caused by the power loss in the other die. This cross heating was not negligible because the dies were closely arranged in the PM. Z_{th_hs} denotes the thermal impedance of the heat sink. We modeled these thermal impedances using the scheme reported in [6]. A finite-element (FE) simulator (Femtet; Murata Software) was used for the transient thermal analysis of the FE model of the PM. Table IV shows the properties of the materials that were used in the FE simulation of the PM.

In order to improve the accuracy of the FE simulation, we calibrated the heat transfer coefficient of the heat sink using experimentally measured thermal impedances of the PM. Calibration was performed by adjusting the heat transfer coefficient until the rms error between the measured and the simulated thermal impedances was less than 10%.

Fig. 4 shows the measured and simulated thermal impedances of the high-side (HS) and low-side (LS) dies in the PM. The calibrated heat transfer coefficient of the heat sink was $800\ W\cdot m^{-2}\cdot K^{-1}$. As clearly shown in this figure, the FE simulation accurately reproduces the measurement results. Then, using the FE simulation model, we obtained $Z_{th(1,1)}$, $Z_{th(2,2)}$, $Z_{th(1,2)}$, $Z_{th(2,1)}$, and Z_{th_hs} . The process to extract $Z_{th(1,1)}$, $Z_{th(2,2)}$, $Z_{th(1,2)}$, $Z_{th(2,1)}$, and Z_{th_hs} from these FE simulation results is as follows. $Z_{th(1,1)}$ was obtained by simulating the transient temperature difference (ΔT_{trans}) between die 1 and the bottom of the baseplate, shown in Fig. 3, for the 1-W power loss of die 1. $Z_{th(2,1)}$ was obtained similarly with only one difference that ΔT_{trans} came from die 2. The process was the same for $Z_{th(1,2)}$ and $Z_{th(2,2)}$, but the power loss was generated by die 2. We obtained Z_{th_hs} by simulating ΔT_{trans} between the top and bottom of the heat sink for 1-W loss of die 1 or die 2. Every thermal impedance was modeled using four-level





Fig. 4. Measured and simulated thermal impedances of the HS and LS dies in the PM. The dots and lines denote the experimental and simulated Z_{th} , respectively. (a) HS SiC MOSFET die. (b) LS SiC MOSFET die. The simulated data were obtained from the transient thermal simulation. The calibrated heat transfer coefficient of the heat sink was $800\ W\cdot m^{-2}\cdot K^{-1}$.




Fig. 5. Four-level Foster thermal network. This model comprises four pairs of a thermal resistance and capacitance. R_{thi} and C_{thi} denote a thermal resistance and capacitance, respectively ($i = 1-4$).

Foster thermal networks, as shown in Fig. 5 [7]. Fig. 6 shows the modeled results for each thermal impedance using four-level Foster thermal networks.

C. Electrothermal Cosimulation Based on the LUT Method

LUT was calculated by using the electrical simulation based on the device model described above for several specific temperatures. Electrothermal cosimulation was performed using the following equations:

$$\begin{bmatrix} T_{die(1)}(t) \\ T_{die(2)}(t) \end{bmatrix} = \begin{bmatrix} Z_{th(1,1)} & Z_{th(1,2)} \\ Z_{th(2,1)} & Z_{th(2,2)} \end{bmatrix} \begin{bmatrix} P_{die(1)}(t) \\ P_{die(2)}(t) \end{bmatrix} + Z_{th_hs} \begin{bmatrix} P_{die(1)}(t) + P_{die(2)}(t) \\ P_{die(1)}(t) + P_{die(2)}(t) \end{bmatrix} + \begin{bmatrix} T_a \\ T_a \end{bmatrix} \quad (10)$$




Fig. 6. Modeled results for each thermal impedance using four-level Foster thermal networks. The dots are the FE simulation results, and the lines are the modeled results using four-level Foster thermal networks.

$$\begin{bmatrix} P_{\text{die}(1)}(t) \\ P_{\text{die}(2)}(t) \end{bmatrix} = \begin{bmatrix} f_{\text{LUT}(1)} \left(\begin{bmatrix} T_{\text{die}(1)}(t) \\ T_{\text{die}(2)}(t) \end{bmatrix} \right) \\ f_{\text{LUT}(2)} \left(\begin{bmatrix} T_{\text{die}(1)}(t) \\ T_{\text{die}(2)}(t) \end{bmatrix} \right) \end{bmatrix} \quad (11)$$

where the subscripts 1 and 2 denote the die, and f_{LUT} denotes the function used to calculate P_{die} ; f_{LUT} is constructed by a linear interpolation of the specific calculated data points in the LUT.

The electrothermal cosimulation was started at $T_{\text{die}(1)} = T_a$ and $T_{\text{die}(2)} = T_a$. First, the electrical simulation was performed for T_a , and the I_d and V_{ds} waveforms obtained were used to calculate the first values of $P_{\text{die}(1)}$ and $P_{\text{die}(2)}$. These were substituted into (10) to obtain $T_{\text{die}(1)}$ and $T_{\text{die}(2)}$. These $T_{\text{die}(1)}$ and $T_{\text{die}(2)}$ values are used as the next input in (11) to calculate $P_{\text{die}(1)}$ and $P_{\text{die}(2)}$ for the next time step. This simulation loop was repeated until all T_{die} and P_{die} values reached a steady state.

III. EXPERIMENTS

A. Experimental Setup

We performed experiments with a test PM using a heat sink, as shown in Fig. 7. The PM was a half-bridge converter with two SiC MOSFETs (S2301, ROHM; rated voltage = 1200 V; rated current = 40 A) [21]. One MOSFET operated as the HS switch, and the other operated as the LS switch. These MOSFET dies were bonded onto the baseplate using the conventional solder reflow and wire bonding technique. The baseplate consisted of a 0.635-mm SiN ceramic tile with 0.4-mm thick plates of Cu on both sides. The upper Cu plate, which can be seen in Fig. 7, was patterned to form the half-bridge circuit. The SiC dies were attached onto the plate using eutectic Sn–Ag–Cu solder joints having a thickness of 100 μm . Al wires (having a diameter of 400 μm) were used to electrically connect the dies to the upper




Fig. 7. (a) Inner structure of the PM. (b) PM with forced air-cooled heat sink to dissipate the heat generated in the PM.




Fig. 8. Thermal image example of the PM captured by the thermography.

Cu plate. In order to cool down the PM during our experiments, a forced air-cooled heat sink (FH6030MU; Alpha) [22] was attached to the back of the PM using thermal grease (G751; Shin-Etsu MicroSi) [23]. Thermography (U5855A; Keysight Technologies) was used to measure T_{die} , and the PM was covered with carbon black to homogenize the emission coefficients of the materials. For this reason, the PM was not filled with the dielectric silicone gel. A thermal image example of the PM captured by the thermography is shown in Fig. 8; T_{die} can be extracted by using this image.

The PM was operated as the half-bridge in the buck converter, as shown in Fig. 9. The circuit specifications are shown in




Fig. 9. Circuit diagram of the buck converter implemented with the PM.

TABLE V
CIRCUIT SPECIFICATIONS

Symbol	Meaning	Set value
V_{in}	Input voltage	100 V
V_{out}	Output voltage	50 V
I_{out}	Output current	15 A
f_{sw}	Switching frequency	50–350 kHz with 50 kHz step
Gate drive condition		On: 18 V, off: -5 V
Dead time		0.5 μ s


Table V. Note that we set a relatively low value for V_{in} as compared with the rated voltage of the dies. This was done because the PM was not filled with the dielectric silicone gel, and the electrical insulation distance between the source and drain electrode of the dies was not enough to withstand more than 100 V. Although we performed the testing at a low voltage for V_{in} , these conditions are more than sufficient for validating the improvements made to our device model, as presented in this paper. These improvements include the BD and temperature dependence of the I_d - V_{ds} characteristics. The main reason for their inclusion is accurately reproducing the V_F of the BD and ON-state resistance of the device channels at high T_{die} . Neither of these characteristics are dependent on the value of V_{in} . If we test at a higher voltage for V_{in} , P_{die} and T_{die} will increase due to the higher switching power losses incurred. In order to predict them, the reproducibility of switching behavior of the dies is required; we already validated it under several voltage levels of V_{in} up to and including 800 V, as previously reported in [20].

An oscilloscope (DL7480; Yokogawa Test Measurement) with two differential probes 701921 and 700924 (Yokogawa Test Measurement) were used to measure the V_{gs} and V_{ds} waveforms, respectively. A current probe (CWT3 Ultra-mini; PEM) was used to measure the I_d waveform of each SiC die. P_{die} was calculated from these measured waveforms.


IV. VALIDATION OF THE SIMULATION

The circuit simulated by the device model provides the LUT for the HS and LS SiC MOSFET dies at the following temperature combinations (T_{high} , T_{low}): (25 °C, 25 °C), (25 °C, 87.5 °C), (25 °C, 150 °C), (87.5 °C, 25 °C), (87.5 °C, 87.5 °C), (87.5 °C, 150 °C), (150 °C, 25 °C), (150 °C, 87.5 °C), and (150 °C, 150 °C). T_{high} and T_{low} denote T_{die} of the HS and LS SiC MOSFET dies, respectively. The electrothermal cosimulation was conducted as described in Section III-C.

We compared the steady-state simulated P_{die} and T_{die} with the measured values after the experimental system had run for 10^3 s.




(a)




(b)

Fig. 10. Measured and simulated power loss of the HS and LS dies. The dots and lines denote the experimental power losses. The triangles and lines denote the simulated power losses. (a) HS SiC MOSFET die. (b) LS SiC MOSFET die.



(a)



(b)

Fig. 11. Measured and simulated die temperatures for several f_{sw} conditions. The dots and lines denote the experimental T_{die} . The triangles and lines denote the simulated T_{die} . (a) HS SiC MOSFET die. (b) LS SiC MOSFET die.

We have used the steady-state values of P_{die} and T_{die} , unless otherwise stated. Fig. 10 shows the simulated and measured P_{high} and P_{low} as a function of f_{sw} . Here, P_{high} and P_{low} denote P_{die} for the HS and LS SiC MOSFET dies, respectively. The experimental and simulated values for P_{high} and P_{low} coincide well; the maximum error was within 3.0 W.

Fig. 11 shows the experimental and simulated T_{high} and T_{low} as a function of f_{sw} . As clearly seen, the simulated data successfully reproduce the experimental data for a wide temperature




Fig. 12. Switching transient experimental and simulated waveforms of V_{gs} , V_{ds} , I_d , and I_s at $f_{sw} = 200$ kHz. Dashed and solid lines are experimental and simulated waveforms, respectively. (a) Turn-OFF waveforms of the HS SiC MOSFET die. (b) Turn-ON waveforms of the HS SiC MOSFET die. (c) Turn-ON waveforms of the LS SiC MOSFET die. (d) Turn-OFF waveforms of the LS SiC MOSFET die.

range from 60°C to 140°C . In addition, the maximum deviation between the two datasets is less than 8°C .

Here, we show how accurately our device model predicted P_{die} and T_{die} in the buck converter. Fig. 12 shows that the switching transient experimental and simulated waveforms of the HS and LS SiC MOSFET dies at $f_{sw} = 200$ kHz. In Fig. 12, I_s denotes the source current of the LS SiC MOSFET die.




Fig. 13. V_{ds} and I_s waveforms of the LS SiC MOSFET die. The range of the V_{ds} waveforms was expanded from -20 to 20 V. Dashed and solid lines are experimental and simulated waveforms, respectively. (a) Turn-ON waveform. (b) Turn-OFF waveform.

Under the f_{sw} condition, T_{high} and T_{low} were 100°C and 98°C , respectively (see Fig. 11). Fig. 12 indicates that our device model reproduced the experimental switching behaviors well for high T_{die} conditions. We confirmed that our device model also accurately predicted experimental switching waveforms at all other f_{sw} and T_{die} conditions. These results clearly show that our model, which included temperature dependence of I_d - V_{ds} characteristic, realized the accurate prediction of P_{die} and T_{die} for a wide range of T_{die} conditions.

Fig. 13 shows the V_{ds} and I_s waveforms of the LS SiC MOSFET die in Fig. 12(c) and (d). In Fig. 13, we set the range of the V_{ds} waveforms from -20 to 20 V. Fig. 13 indicates the BD behaviors of the LS SiC MOSFET die in the buck converter. During the period from 0.2 to 0.6 μs (conduction region of the BD), the measured and simulated values of the V_{ds} were relatively low because the BD operated as the freewheeling diode at the negative V_{gs} condition ($V_{gs} = -5$ V). As clearly shown in Fig. 13, the simulated results could accurately reproduce the BD's behavior. If the V_{gs} dependence of the BD was not considered in our device model, the simulated values of the V_{ds} in the period would be relatively high as compared with the measured counterpart. This leads to underestimating P_{die} , which has an undesirable influence on the accuracy of the T_{die} prediction in the electrothermal cosimulation. Hence, modeling the V_{gs} dependence of the BD is important for predicting P_{die} and T_{die} if the BD is used as the freewheeling diode. If antiparallel

Schottky diodes are connected with SiC MOSFETs, current would flow mainly through the antiparallel Schottky diodes. Therefore, the BD model is not necessarily needed in the case.

The excellent agreement between the values of the measured and the simulated P_{die} , T_{die} , and switching transient waveforms validates our electrothermal cosimulation method and also our device and thermal network models.

V. CONCLUSION

In this paper, we reported electrothermal cosimulation that reproduces well P_{die} and T_{die} of the two SiC MOSFET dies assembled in a PM. The device model used for the simulation was an improved version of the one that was described in our previous work [20]. This new version includes the negative V_{gs} -dependent I - V characteristic of the BD embedded in the transistor and the temperature dependence of the $I_{\text{d}}-V_{\text{ds}}$ characteristic of the transistor. The device model could accurately reproduce P_{die} and transient switching waveforms at the conditions the BD was used as a free-wheeling diode and T_{die} was high. In order to model the thermal network accurately, we calibrated the heat transfer coefficient of the heat sink on the basis of the measured thermal impedances of the PM. Using the device model and the thermal network model, an LUT was prepared for the electrothermal cosimulation, which successfully calculated P_{die} and T_{die} . The simulated and the measured temperatures agreed in the range from 60 °C to 140 °C, which reflects the T_{die} range commonly observed in practical power converters. The maximum deviation between the measured and the simulated P_{die} and T_{die} was less than 3.0 W and 8 °C, respectively. These results validate the usefulness of the electrothermal cosimulation including our device model and thermal network model for the front-end loading design for the thermal management of power converters.

REFERENCES

- [1] B. J. Baliga, *Silicon Carbide Power Device*. Singapore: World Scientific Publishing Co. Pvt. Ltd., 2005.
- [2] T. Kimoto, Material science and device physics in SiC technology for high-voltage power devices, *Jpn. J. Appl. Phys.*, vol. 54, no. 4, Mar. 2015, Art. no. 040103.
- [3] C. Batard, N. Ginot, and J. Antonios, "Lumped dynamic electrothermal model of IGBT module of inverters," *IEEE Trans. Comp., Packag., Manuf. Technol.*, vol. 5, no. 3, pp. 355–364, Mar. 2015.
- [4] V. Sodan, S. Stoffels, H. Oprins, M. Baelmans, S. Decoutere, and I. D. Wolf, "Distributed electro-thermal model based on fast and scalable algorithm for GaN power devices and circuit simulations," in *Proc. Int. Symp. Power Semicond. Devices ICs*, May 2017, pp. 179–182.
- [5] T. Kojima *et al.*, "Novel electro-thermal coupling simulation technique for dynamic analysis of HV inverter," in *Proc. 37th Power Electron. Spec. Conf.*, Jun. 2006, pp. 2048–2052.
- [6] J. Li, A. Castelazzi, M. A. Eleffendi, E. Gurpinar, C. M. Johnson, and L. Mills, "A physical RC network model for electro-thermal analysis of a multichip SiC power module," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2494–2508, Mar. 2018.
- [7] A. Raciti, D. Cristaldi, G. Greco, G. Vinci, and G. Bazzano, "Electro-thermal PSpice modeling and simulation of power modules," *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6260–6271, Oct. 2015.
- [8] C. Sintamarean, F. Blaabjerg, and H. Wang, "A novel electro-thermal model for wide bandgap semiconductor based devices," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Oct. 2013.
- [9] L. Ceccarelli, A. S. Bahman, F. Iannuzzo, and F. Blaabjerg, "A fast electro-thermal co-simulation modeling approach for SiC power MOSFETs," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2017, pp. 966–973.
- [10] D. Lena, M. Grosso, A. Bocca, A. Macii, and S. Rinaudo, "A compact IGBT electro-thermal model in Verilog-A for fast system-level simulation," in *Proc. Conf. IEEE Ind. Electron. Soc.*, Oct. 2016, pp. 3793–3798.
- [11] R. Fu, A. Grekov, J. Hudgins, A. Mantooth, and E. Santi, "Power SiC DMOSFET model accounting for nonuniform current distribution in JFET region," *IEEE Trans. Ind. Appl.*, vol. 48, no. 1, pp. 181–190, Nov. 2012.
- [12] R. Kraus and A. Castelazzi, "A physics-based compact model of SiC power MOSFETs," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5863–5870, Aug. 2016.
- [13] T. MuNutt, A. Hefner, A. Mantooth, D. Berning, and S. H. Ryu, "Silicon carbide MOSFET model and parameter extraction sequence," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 353–363, Mar. 2007.
- [14] M. Mudholkar, S. Ahmed, M. N. Ericson, S. Frank, C. Britton, and A. Mantooth, "Datasheet driven silicon carbide power MOSFET model," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2220–2227, May 2014.
- [15] Y. Nakamura, M. Shintani, K. Oishi, T. Sato, and T. Hikiyama, "A simulation model for SiC power MOSFET based on surface potential," in *Proc. IEEE Int. Conf. Simul. Semicond. Processes Devices*, Sep. 2016, pp. 121–124.
- [16] A. P. Arribas, F. Shang, M. Krishnamurthy, and K. Shenai, "Simple and accurate circuit simulation model for SiC power MOSFET," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 449–457, Feb. 2015.
- [17] Z. Chen, D. Boroyevich, R. Burgos, and F. Wang, "Characterization and modeling of 1.2 kV, 20 A SiC MOSFETs," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2009, pp. 1480–1487.
- [18] X. Hou, D. Boroyevich, and R. Burgos, "Characterization on latest-generation SiC MOSFET's body diode," in *Proc. IEEE Workshop Wide Bandgap Power Devices Appl.*, Nov. 2016, pp. 247–252.
- [19] ROHM Co. Ltd., "SiC power devices and modules application note," ROHM Co. Ltd., Kyoto, Japan, Jun. 2013.
- [20] H. Sakairi, T. Yanagi, H. Otake, N. Kuroda, H. Tanigawa, and K. Nakahara, "Measurement methodology for accurate modeling of SiC MOSFET switching behavior over wide voltage and current ranges," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7314–7325, Sep. 2018.
- [21] ROHM Co., Ltd., *S2301 N-channel SiC power MOSFET bare die datasheet*, ROHM Co., Ltd., Kyoto, Japan, Apr. 2017.
- [22] Alpha Co. Ltd., "Active heat sink FH60," Oct. 2013.
- [23] Shin-Etsu Micro Si Inc., "Technical data sheet for G751," Jan. 2015.



Yohei Nakamura was born in Fukui, Japan, in 1990. He received the B.E. and M.E. degrees in electrical and electronics engineering from Kyoto University, Kyoto, Japan, in 2014 and 2016, respectively.

In 2016, he joined ROHM Co. Ltd., Kyoto, Japan. He is currently with the research and development center of the company. His research interests include the device modeling of wide-bandgap semiconductor power devices (SiC and GaN), thermal measurement for power modules, and electrothermal cosimulation for power applications.



Tristan M. Evans received the B.S. and M.S. degrees in electrical engineering from the University of Arkansas, Fayetteville, AR, USA, in 2009 and 2011, respectively, where he is currently working toward the Ph.D. degree in electrical engineering.

He was an Assistant Researcher with the R&D Department of ROHM Semiconductor, Kyoto, Japan, where his research was focused on new die attach technology for silicon carbide (SiC) power devices, prototyping and management of low-volume power module production, and electro-thermal modeling of

SiC power modules. He is currently a Research Assistant with the University of Arkansas. His current research interest includes developing design automation tools for power electronics modules.


Mr. Evans received the Distinguished Doctoral Fellowship in 2016 at the University of Arkansas.



Naotaka Kuroda received the B.E. and M.E. degrees in electrical engineering from Kyoto University, Kyoto, Japan, in 1985 and 1987, respectively.

In 1987, he joined the Central Research Laboratories, NEC Corporation, Kawasaki, Japan, where his research work was focused on the research and development of III-V and II-VI compound semiconductor devices. In 2011, he joined ROHM Co., Ltd., Kyoto, Japan. He is currently with the Research and Development Center of the company. His current research interests include the modeling of wide-bandgap semi-

conductor power devices (SiC and GaN) and simulation for the electro-thermal and electromagnetic compatibility design.



Yusuke Nakahara was born in Fukuoka, Japan, in 1987. He received the B.S. and M.S. degrees from Kyushu University, Fukuoka, in 2010 and 2012, respectively.

He is with the Research and Development Center of ROHM Co. Ltd., Kyoto, Japan. His research interest focuses on power conversion circuits.



Hirotaka Otake was born in Chiba, Japan, in 1981. He received the B.Eng. and M.Eng. degrees in applied physics from Waseda University, Tokyo, Japan, in 2004 and 2006, respectively.

He joined ROHM Co. Ltd., Kyoto, Japan, in 2006. From 2006 to 2011, he engaged in feasibility study of GaN devices, and from 2011 to 2017, he was engaged in the development of power modules and circuits using SiC devices. Since 2018, his research interest focuses on the development of GaN power devices.



Hiroyuki Sakairi was born in Tochigi, Japan, in 1982. He received the B.S. degree in applied physics from the Tokyo University of Science, Tokyo, Japan, in 2007, and the M.Eng. degree in material science from the Nara Institute of Science and Technology, Nara, Japan, in 2009.

He joined ROHM Co. Ltd., Kyoto, Japan, in 2009. From 2009 to 2012, he engaged in the development of SiC power devices, and since 2013, he has been engaged in the development of system application of power device and modeling power device.



Ken Nakahara (M'12) was born in Hyogo, Japan, in 1972. He received the B.S. degree in physics from Kyoto University, Kyoto, Japan, in 1995, and the Ph.D. degree in chemical from Tohoku University, Sendai, Japan, in 2010.

He is the Head of the Research and Development Center in ROHM Co. Ltd., Kyoto, Japan. His current research interests are widely ranged from power electronics, material science, and energy devices to artificial intelligence technologies.