A High-Efficient Single-Switch, Soft-Switching High Step-Up DC–DC Converter With a Simple Structure and Continuous Input Current for Renewable Energy Integration

Hamed Moradmand Jazi[®][,](https://orcid.org/0000-0002-0376-751X) *Graduate Student Member, IEEE*, Ramin [Rah](https://orcid.org/0000-0002-7830-1140)imzadeh Khorasani *[,](https://orcid.org/0000-0001-7879-7548) Graduate Student M[em](https://orcid.org/0000-0002-3188-8183)ber, IEEE*, Ehsan Adib *[,](https://orcid.org/0000-0002-4794-0054) Member, IEEE*, Pericle Zanchetta [®][,](https://orcid.org/0000-0002-7977-2577) Fellow, IEEE, Guillermo Velasco-Quesada ®, and Herminio Martínez-García ®, Member, IEEE

*Abstract***—This article presents a novel single-switch softswitching high step-up dc–dc boost converter. By utilizing a coupled inductor and series capacitors in the output stage, the converter achieves soft switching performance for the power switch during turn-ON and turn-OFF, along with a high step-up voltage gain. The design of the coupled inductors enables the simultaneous achievement of soft switching and high voltage gain without the need for additional auxiliary circuits, ensuring circuit simplicity and high efficiency. Furthermore, the converter maintains continuous input current, similar to a boost converter, improving battery lifespan and renewable input power source operation. The proposed converter addresses diode reverse recovery issues and incorporates a common ground between input and output stages, simplifying the feedback circuit. Comparative analysis with similar high-efficiency high step-up boost converters is performed, and a 200-W laboratory prototype is implemented.**

*Index Terms***—Coupled-inductors, dc–dc power converters, high-efficiency boost converter, high voltage gain, soft switching.**

Manuscript received 30 November 2023; revised 9 March 2024; accepted 11 April 2024. Date of publication 18 April 2024; date of current version 20 June 2024. This work was supported in part by the Spanish Ministerio de Ciencia, Innovación y Universidades (MICINN)-Agencia Estatal de Investigación (AEI) by project PID2022-138631OB-I00, in part by MI-CIU/AEI/10.13039/501100011033 under Grant PID2022-138631OB-I00, and in part by "ERDF/EU." Recommended for publication by Associate Editor M. Ferdowsi. *(Corresponding author: Hamed Moradmand Jazi.)*

Hamed Moradmand Jazi, Guillermo Velasco-Quesada, and Herminio Martínez-García are with the Department of Electronic Engineering, Polytechnic University of Catalonia, Barcelona Tech – UPC, 08034 Barcelona, Spain (e-mail: [moradmand.jazi.hamed@upc.edu;](mailto:moradmand.jazi.hamed@upc.edu) [guillermo.velasco@upc.edu;](mailto:guillermo.velasco@upc.edu) [herminio.martinez@upc.edu\)](mailto:herminio.martinez@upc.edu).

Ramin Rahimzadeh Khorasani is with the School of Electrical Engineering and Computer Science, Pennsylvania State University, University Park, PA 16802 USA (e-mail: [rbr5373@psu.edu\)](mailto:rbr5373@psu.edu).

Ehsan Adib is with the Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan 8415683111, Iran (e-mail: [e.adib@cc.iut.ac.ir\)](mailto:e.adib@cc.iut.ac.ir).

Pericle Zanchetta is with the Department of Electrical, Computer and Biomedical Engineering, University of Pavia, 27100 Pavia, Italy (e-mail: [pericle.](mailto:pericle.zanchetta@unipv.it) [zanchetta@unipv.it\)](mailto:pericle.zanchetta@unipv.it).

Color versions of one or more figures in this article are available at [https://doi.org/10.1109/TPEL.2024.3391064.](https://doi.org/10.1109/TPEL.2024.3391064)

Digital Object Identifier 10.1109/TPEL.2024.3391064

I. INTRODUCTION

I N RECENT decades, and dc-dc converters, which applications, has increased. N RECENT decades, an ongoing demand for high step-up dc–dc converters, which are applicable in a plethora of

For applications with a considerable discrepancy between the input and output voltage stage, high step-up converters can play a critical role in boosting up the low input voltage level required by the ac inverter. Renewable energy-based systems, consisting of solar panels and fuel cells, are some examples of such applications [\[1\]](#page-11-0) and [\[2\].](#page-11-0) As shown in Fig. [1,](#page-1-0) the main sections for a grid-connected solar system are dc–dc converters, solar inverters, and a storage system. In this application, the inverter should inject a sinusoidal current into the grid, and the dc link should be adjusted in a specific voltage range. Therefore, there is no need to have a precise voltage regulation.

DC–DC converters are divided into two categories based on isolation: isolated and nonisolated converters. In the isolated converters, the whole power is transferred through a magnetic field, whereas in the nonisolated converters, the whole or a part of power is transmitted electrically. One of the monumental advantages of nonisolated converters over isolated ones is higher efficiency and lower volume. Therefore, when galvanic isolation is not required, nonisolated dc–dc converters are preferred over isolated ones [\[3\].](#page-11-0) A traditional boost converter is a fundamental step-up topology among nonisolated converters, which is utilized to boost the voltage. The classical boost converter suffers from low voltage gain, violent diode reverse recovery problems, high voltage stress across the main switch, and hard switching performance. To address the serious hurdles, diverse topologies have been proposed in the literature [\[4\].](#page-11-0) In [\[5\]](#page-11-0) and [\[6\],](#page-11-0) to increase voltage gain, coupled inductor and switched capacitor techniques have been introduced. However, for the converter in [\[6\],](#page-11-0) all semiconductors operate under a hard switching manner and leakage inductance of the coupled inductors causes a spike across the main switch which results in extra electromagnetic interference. These obstacles can be overcome by using clamp and snubber circuits [\[7\].](#page-11-0) In [\[8\],](#page-11-0) a converter is suggested, in which by employing a multiplier cell and a voltage doubler, ultra-high voltage gain is obtained. Nonetheless, hard switching

© 2024 The Authors. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Fig. 1. Block diagram of a grid-connected renewable energy system.

performance and utilizing manifold semiconductor devices are considerable disadvantages of this method, resulting in high loss and low efficiency. The combination of these techniques has recently obtained a lot of broad interest due to the capability of increasing high voltage gain by a modest duty cycle. However, complexity is the conspicuous drawback of this method yielding additional cost [\[9\].](#page-11-0)

The substantial fluctuations in input current pose a significant challenge to the accurate tracking of the maximum power point in PV panels, potentially reducing the lifespan of the input capacitor. Conversely, low input current ripple can improve the reliability and dynamic response of the system. Thus, maintaining a continuous input current is a highly desirable feature for solar applications [\[10\],](#page-11-0) [\[11\],](#page-11-0) [\[12\],](#page-11-0) [\[13\],](#page-11-0) [\[14\],](#page-11-0) [\[15\].](#page-11-0)

In studies [\[11\],](#page-11-0) [\[12\],](#page-11-0) [\[13\],](#page-11-0) high step-up converters are examined, leveraging high voltage gain and continuous input current. However, it is noteworthy that the efficiency of these converters is impacted by switching losses. Among these converters, the structure of the one presented in [\[13\]](#page-11-0) is comparatively simpler. The circuit topology presented in [\[12\]](#page-11-0) and [\[14\]](#page-11-0) are quadratic converters that take advantage of continuous input current, high voltage gain, and low voltage stress across the switch. Despite having these advantages, these converters operate in a hard switching manner and efficiency in these converters is relatively low.

In conjunction with high voltage gain and continuous input current, taking advantage of soft switching performance is another outstanding feature, which simultaneously has been craving for dc–dc converters. To provide greater clarity on the matter, it is important to note that losses and efficiency are closely linked; especially, to achieve high efficiency, it is necessary to minimize both switching and conduction losses. By doing so, the amount of wasted energy is reduced, resulting in a more efficient system. The most important approach to reduce switching loss is to use soft switching techniques, such as passive lossless snubber [\[16\],](#page-11-0) [\[17\],](#page-11-0) [\[18\],](#page-11-0) [\[19\],](#page-11-0) active clamp [\[20\],](#page-11-0) [\[21\],](#page-11-0) [\[22\],](#page-11-0) [\[23\],](#page-11-0) [\[24\],](#page-11-0) [\[25\],](#page-11-0) [\[26\],](#page-11-0) and zero voltage transition (ZVT) techniques [\[27\],](#page-11-0) [\[28\],](#page-11-0) [\[29\],](#page-12-0) [\[30\],](#page-12-0) [\[31\].](#page-12-0) Active clamp and ZVT techniques employ an additional switch to provide soft switching. Conversely, the passive lossless snubber technique eliminates the need for an extra switch but typically necessitates a larger number of passive components, such as diodes, capacitors, and inductors. The active clamp and ZVT techniques provide zero voltage switching

conditions at the expense of an extra active switch, whereas in the passive lossless snubber technique, the main switch turns ON under ZCS condition and *E*oss losses might limit the switching frequency of the converter in [\[16\]](#page-11-0) and [\[18\].](#page-11-0)

In [\[23\]](#page-11-0) and [\[24\],](#page-11-0) high step-up boost converters are proposed, in which, by using an active clamp technique, a soft switching condition is obtained. Also, in this converter, by utilizing coupled inductor technique and voltage multiplier cells, high voltage gain is achieved. However, this converter suffers from some disadvantages including losing soft switching performance at the light load, discontinuous input current, and having floating switch which makes control circuit complex. The circuit topology presented in [\[27\]](#page-11-0) is a soft switched high step-up boost converter. In this converter, to achieve soft switching manner on the whole range of output power, a ZVT based auxiliary circuit is used. In addition, not only, by employing several multiplier cells and coupled inductor technique, ultra-high voltage gain is obtained but also continuous input current is another excellent merit of this topology resulting in declining size of input filter. On the negative side, obtaining several advantages simultaneously develops at the expense of circuit complexity.

In the converter presented in [\[28\],](#page-11-0) a quasi-Z-source high step up is introduced in which soft switching performance, continuous input current, and high voltage gain are achieved. However, due to lack of auxiliary diode in ZVT cells, current stress of auxiliary switch is high and also because of conduction loss of input diode, loss is high and efficiency is low.

In [\[29\],](#page-12-0) a proper high step-up converter based on impedance source is introduced. Simplicity is one of the main merits of this converter so only a single magnetic core and just two diodes and switches are used. Furthermore, continuous input current, high voltage gain, soft switching conditions in a wide range of output power, and common ground are other advantages of this converter. Despite excellent advantages, to obtain soft switching performance, an extra switch is needed resulting in higher cost and low power density. Also, at light loads, the freewheeling loss of this converter is high yielding to low efficiency. Compared to other converters, the one proposed in $[26]$ stands out with its high efficiency achieved by utilizing a low number of diodes in both the main and auxiliary circuits and having a simple structure. However, like the converter in [\[29\],](#page-12-0) this converter also requires extra switches. In [\[30\]](#page-12-0) and [\[31\],](#page-12-0) soft-switching converters are introduced which enables solid transitions between constant current mode and constant voltage mode without the need for frequency switching and relays so that this feature contributes to improving system stability. Nevertheless, complexity is the main disadvantage of this topology.

In this article, we introduce a high step-up converter with soft switching using a single switch and a minimal number of components. By employing only one power switch, the circuit achieves a low cost and reduced complexity. To enhance the limited voltage gain of the conventional boost converter while maintaining continuous input current ripple, we integrate coupled inductors in series with the output stage. These coupled inductors are designed to facilitate zero voltage switching (ZVS) at turn-ON for the power switch and ZVS turn-OFF with the assistance of the snubber capacitor. Moreover, the combination

Fig. 2. Proposed soft-switched, single-switched high step-up converter.

of coupled inductors and multiplier cell techniques significantly increases the voltage gain while decreasing the voltage stress across the power switch. The leakage inductance of the coupled inductors is utilized to mitigate the reverse recovery problem of the output diode. The continuous input current ensures minimal input current ripple, resulting in improved performance of the renewable power source and eliminating the need for a bulky input filter capacitor to compensate for the large current ripple. Another notable advantage of the proposed converter is the shared ground between the input and output stages, which simplifies the feedback circuit.

The rest of this article is as follows. Section II presents the proposed circuit, including its structure and operating principles. Section [III](#page-4-0) covers the steady-state analysis and provides design guidelines. In Section [IV,](#page-7-0) we present the experimental results and compare the performance of the proposed converter with other counterparts. Finally, Section [V](#page-11-0) concludes this article.

II. OPERATING PRINCIPLE

The schematic and theoretical key waveforms of the proposed single switch soft switching high step-up converter can be seen in Figs. 2 and 3, respectively. The proposed converter is basically a boost converter in which coupled inductors with turn ratio $n = n_2/n_1$ and multiplier capacitors are utilized to extend the voltage gain. The voltage multiplier cell includes three switched capacitors C_1 , C_2 , and C_3 as well as a feed-forward diode D_2 . A diode and a capacitor are added to absorb the leakage energy of the coupled inductors and to clamp the voltage across the power switch. This leakage energy is then transferred to the output and helps increase the voltage gain. *S* is the power switch, and *L*in is the boost inductor. As can be seen in Fig. [4,](#page-3-0) the coupled inductors are modeled by an ideal transformer with primary and secondary windings L_1 and L_2 , a magnetizing inductance L_m , and equivalent leakage inductance L_{lk} . C_C is the clamp capacitor and the output capacitor of the input boost converter is applied to provide voltage–second balance for the secondary coupled inductor, D_1 also acts as the output diode of the boost converter. *D^O* and *C^O* are the output diode and output capacitor of the converter, respectively. At a steady state, there are six operating modes during a switching period. To simplify the analysis, it is assumed that all components are ideal, and the voltage drop across semiconducting elements can be neglected. Also, capacitors are large enough so that their voltages are constant during a switching period. Fig. [4](#page-3-0) illustrates the equivalent schematic of the proposed converter working in different operating intervals.

Fig. 3. Key waveforms of the proposed converter.

Mode 1 [t₀–t₁] [see Fig. [4\(a\)\]](#page-3-0): In this mode, *S* is ON, diodes D_1 , D_2 , and D_0 are reverse biased and L_{in} is charged by the input voltage source. Also, the magnetizing inductance *L^m* and *L*_{*k*1} are charged, respectively, by $(V_{C1} + V_{C3} - V_{C2}) \times \frac{n_1}{n_2}$ and $(2V_{C1} + V_{C3} - V_{C2} - V_{C2})$ voltage. The output load is fed by the output capacitor *Co*.

$$
i_{\text{Lin}}(t) = i_{\text{Lin}}(t_0) + \frac{V_{\text{in}}}{L_{\text{in}}}(t - t_0)
$$
 (1)

$$
i_{Lm}(t) = i_{Lm}(t_0) + \frac{V_{C1} + V_{C3} - V_{C2}}{L_m}(t - t_0)
$$
 (2)

$$
i_{Llk}(t) = \frac{2V_{C1} + V_{C3} - V_{C2} - V_{CC}}{L_{lk}}(t - t_0).
$$
 (3)

Mode 2 [t₁–t₂] [see Fig. [4\(b\)\]](#page-3-0): At the commencing of this mode, the switch turns OFF and the snubber capacitor starts to charge. The summation of L_{in} and L_{K1} currents pass through C_S and increase V_{CS} linearly. This mode ends when V_{CS} reaches the voltage of the clamp capacitor.

$$
V_{CS}(t) = \frac{I_{\text{Lin}} + I_{\text{Llk1}}}{C_S} (t - t_1)
$$
 (4)

$$
\Delta t_2 = t_2 - t_1 = \frac{V_{CC}}{I_{Lin} + I_{L1k1}} C_S.
$$
 (5)

Mode 3 [t₂–t₃] [see Fig. [4\(c\)\]](#page-3-0): When V_{CS} is equal to V_{CC} at t_2 , D_1 , D_2 , and D_0 conduct. The capacitor voltage V_{C3} is applied across the inductor L_2 and I_{Lm} is decreasing with $\frac{V_{C3}}{nL_m}$ slop. Also, $(V_{C1} + \frac{V_{C3}}{n})$ is applied across the leakage inductance L_{1k1} so that I_{1k1} is also reducing. In this interval,

Fig. 4. Equivalent circuits of converter operating modes.

the input inductor current equals $I_{DO} - I_{C2} - I_{CC}$, where the input inductor current is constant and the output diode current increases so that the currents of capacitors decrease. This mode ends when I_{lk1} reaches zero (C_C and C_2 currents reach zero).

$$
i_{\text{Llk1}}(t) = i_{\text{Llk1}}(t_2) - \frac{\frac{V_{C3}}{n} + V_{C1}}{L_{\text{lk1}}}(t - t_2)
$$
 (6)

$$
i_{\text{Llk1}}\left(t_{2}\right) = i_{\text{Llk-max}}\tag{7}
$$

$$
i_{Do}(t) = i_{Do\text{-peak}} - \frac{\frac{V_{C3}}{n} + V_{C1}}{L_{1k1}}(t - t_2)
$$
 (8)

$$
i_{\text{Do_peak}} = \frac{2I_o}{1 - D} = \frac{P_o}{DV_o} \tag{9}
$$

$$
\Delta t_3 = t_3 - t_2 = \frac{i_{\text{Llk} - \text{max}}}{\frac{V_{C3}}{n} + V_{C1}} L_{\text{lk1}}.
$$
 (10)

Mode 4 [t₃–t₄] [see Fig. 4(d)]: During this period, I_{C1} , I_{C2} , and *ICC* have positive direction and charge the capacitors. Also, I_{L2} , I_{L1k1} , and I_{Lm} reach zero and then increase in a negative direction. In this interval, the input inductor current equals $I_{DO} + I_{C2} + I_{CC}$. As the input inductor current is constant and the output diode current is declining, the currents of capacitors are increasing. This mode ends when *IDO* reach and diodes D_0 , D_1 , and D_2 turn OFF under ZCS conditions.

$$
i_{\text{Llk1}}(t) = -\frac{\frac{V_{C3}}{n} + V_{C1}}{L_{\text{lk1}}} (t - t_3). \tag{11}
$$

Since the equation for D_o in this mode is the same as in the previous mode, the sum of the duration of modes 3 and 4 is

achieved by

$$
\Delta t_{42} = t_4 - t_2 = \frac{i_{Do_{\text{peak}}}}{\frac{V_{C3}}{n} + V_{C1}} L_{1k1}
$$
 (12)

where

$$
i_{Do-peak} = \frac{2I_O}{1 - D_{\text{eff}}}.\tag{13}
$$

Mode 5 [t₄–t₅] [see Fig. 4(e)]: As diode D_1 turns OFF at the start of this mode and I_{L1} along with I_{L2} are increasing, the snubber capacitor starts to discharge until its voltage reaches zero and then is reversed. So, the antiparallel diode of the power switch conducts.

$$
V_{CS}(t) = V_{CC} - \frac{I_{L_{\text{in}}} + \frac{(n+1)}{n}I_{\text{lk1}} - \frac{I_{Lm}}{n}}{C_S} \left(t - t_4\right) \tag{14}
$$

$$
\Delta t_5 = t_5 - t_4 = \frac{V_{CC}}{I_{L_{\text{in}}} + \frac{(n+1)}{n} I_{\text{lk1}} - \frac{I_{L_m}}{n}} C_S.
$$
 (15)

Mode 6 [t₅-t₆] [see Fig. 4(f)]: When the capacitor voltage is negated at the start of this period, the antiparallel diode of the power switch conducts, and the current is transferred from the capacitor to the antiparallel diode. In this mode, because of $V_{C1} - V_{CC}$ voltage applied across inductor L_1 , I_{L1} , and I_{L2} currents are declining. In this mode, before I_{L1} reaches half of the input inductor current and the antiparallel diode turns OFF, the power switch can be turned ON under ZVS conditions.

$$
i_{Lm}(t) = i_{Lm}(t_5) + \frac{V_{C1} + V_{C3} - V_{C2}}{L_m}(t - t_5)
$$
 (16)

$$
i_{\text{Llk}}(t) = i_{\text{Llk}}(t_5) - \frac{V_{CC} - V_{Lm} - V_{C1}}{L_{\text{lk1}}}(t - t_5)
$$
 (17)

$$
t_{65} = \frac{\left(i_{\rm Lk}\left(t_{5}\right) - \frac{i_{\rm Lin}}{2}\right)L_{k1}}{V_{cc} - V_{Lm} - V_{C1}}\tag{18}
$$

$$
D_{\rm eff} = D - t_{65}.\tag{19}
$$

According to [\(19\),](#page-3-0) the duration of this mode can affect the effective duty cycle (D_{eff}) and the voltage gain of the converter, which is discussed in the next section.

III. ANALYSIS AND DESIGN OF THE PROPOSED CONVERTER

In this section, the proposed converter is analyzed in a steady-state condition, and the equations for the voltage gain by considering the impact of the leakage inductance (L_{k1}) and voltage stress across elements, along with the design procedure of the passive elements, are provided. Moreover, a comparison is provided between the proposed converter and its counterparts.

A. Voltage Gain of the Proposed Converter

To determine the voltage gain of the proposed converter, it is necessary to measure the voltage across capacitors C_C , C_1 , C_2 , and C_3 . By applying voltage-second balance to L_{in} , V_{C_c} is achieved.When the switch*S* is conducting, *V*in voltage is applied across L_{in} , and when *S* is turned OFF, $V_{\text{in}} - V_{cc}$ is applied across *L*in. Therefore, *C^C* voltage can be obtained as follows:

$$
V_{CC} = \frac{V_{\text{in}}}{1 - D}.\tag{20}
$$

To measure the voltage across capacitors C_1 , C_2 , and C_3 , we must establish the volt–second balance relations of the *L^m* inductor, which involves calculating its voltage when the switch is both ON and OFF.

During the first mode when switch S is ON, accounting for the leakage inductance, the voltage across *L^m* can be expressed as follows:

$$
V_{\text{Im}_S(\text{on})} = V_{CC} - V_{C1} - L_{\text{lk1}} \frac{n_2}{n_1} \frac{2I_O}{D^2 T}.
$$
 (21)

By substituting V_{CC} from (20) in (21), V_{lm} is as follows:

$$
V_{\text{Im}_S(\text{on})} = \frac{V_{\text{in}}}{1 - D} - V_{C1} - L_{lk1} \frac{n_2}{n_1} \frac{2I_O}{D^2 T}.
$$
 (22)

On the other hand, the voltage across the magnetizing inductance during the third mode in which the power switch is OFF is equal to

$$
V_{\text{Im}_S(\text{off})} = \frac{V_{C3}}{n}.\tag{23}
$$

Using (22) and (23) , the volt–second balance of L_m inductor is

$$
\left(\frac{V_{c3}}{n}\right)(1-D) + \left(\frac{V_{\text{in}}}{1-D} - V_{C1} - L_{\text{lk1}}\frac{n_2}{n_1}\frac{2I_O}{D^2T}\right)D = 0.
$$
\n(24)

Finally, *V^C*³ is given by

$$
V_{C3} = \frac{nD}{1 - D} \left[V_{C1} + L_{\text{lk1}} \frac{n_2}{n_1} \frac{2I_O}{D^2 T} - \frac{V_{\text{in}}}{1 - D} \right].
$$
 (25)

Also, we can calculate the volt–second balance relation of L_{lk1} inductor

$$
(n+D) V_{C1} - DV_{C2} - nD \frac{V_{\text{in}}}{1-D} + V_{C3} = 0. \tag{26}
$$

From mode [\(3\)](#page-2-0) V_{C2} is equal to

$$
V_{C2} = V_{C1} + \frac{V_{\text{in}}}{1 - D}.
$$
 (27)

Substituting V_{C3} and V_{C2} from (25) and (27) in (26), the voltage of C_1 capacitor is achieved as follows:

$$
V_{C1} = DV_{\rm in}\left(\frac{n+1}{n}\right) + \frac{D}{1-D}V_{\rm in} - \frac{2nL_{\rm lk1}I_O}{DT}.
$$
 (28)

By substituting V_{C1} from (28) in (25) and (27), V_{C3} and V_{C2} are calculated as

$$
V_{C2} = V_{\text{in}} \left[\frac{1+D}{1-D} + D \left(\frac{n+1}{n} \right) + \frac{D}{1-D} \right] - \frac{2nL_{\text{lk}}}{DT} \tag{29}
$$

$$
V_{C3} = \left(\frac{nD}{1-D}\right)
$$

\n
$$
\times \left[\left[D V_{\text{in}} \left(\frac{n+1}{n} \right) + \frac{D V_{\text{in}}}{1-D} - \left(\frac{2n L_{\text{lk}} I_O}{DT} \right) \right] + \left(\frac{2n L_{\text{lk}} I_O}{D^2 T} \right) - \left(\frac{V_{\text{in}}}{1-D} \right) \right]
$$

\n
$$
V_O = \frac{V_{\text{in}}}{1-D} \left[D + \left(\frac{nD^2}{1-D} \right) \right]
$$

\n
$$
+ D V_{\text{in}} \left(\frac{n+1}{n} \right) \left[1 + \left(\frac{nD}{1-D} \right) \right]
$$

\n(30)

$$
-L_{\text{lk1}} \left[\frac{2nI_O}{DT} \left(1 + \left(\frac{nD}{1-D} \right) \right) + \left(\frac{2nI_O}{D^2T} \right) \right].
$$
\n(31)

According to mode [\(3\),](#page-2-0) $V_O = V_{C2} + V_{C3}$ and using (29) and (30), the output voltage of the converter considering leakage inductance is obtained as below. In addition, the voltage gain comparison of the proposed converter versus other converters is shown in Fig. [5.](#page-5-0) The last term in (31) represents the impact of leakage inductance on the voltage gain ratio of the converter.

To analyze this effect, we employed MATLAB software and (31) to plot the relationship between duty cycle and output current for two different values of turn ratio " n " ($n = 1$ and 2), as shown in Fig. [6.](#page-5-0) The parameters specified in Table [I](#page-5-0) were utilized for generating Fig. [7.](#page-5-0) According to this figure, the duty cycle of the switch experiences minimal changes for light loads $(I_o = 50 \text{ mA}$, equivalent to 10% of the nominal load). This indicates that the converter operates with duty cycles above 0.5 across a wide range of loads, and the duty cycles remain almost constant throughout the entire range of the output power. Note that this analysis does not consider the variations in losses of the semiconductors under different load conditions because these variations typically have a minimal impact on the converter's gain and duty cycle changes. To explain more details on the

Fig. 5. Comparison of voltage gain: proposed converter versus other converters in [\[12\],](#page-11-0) [\[13\],](#page-11-0) [\[14\],](#page-11-0) [\[15\],](#page-11-0) [\[16\],](#page-11-0) [\[17\],](#page-11-0) [\[18\],](#page-11-0) [\[20\],](#page-11-0) [\[22\],](#page-11-0) [\[23\],](#page-11-0) [\[24\],](#page-11-0) [\[25\],](#page-11-0) [\[26\],](#page-11-0) and [\[27\]](#page-11-0) $(n = 1$ and coupling factor $(k) = 1$).

Fig. 6. Duty cycle versus output current for different turn ratios (*n*). Equation [\(28\)](#page-4-0) is used to plot this graph, analyzing the effect of leakage inductance (L_{k1}) when the output load changes.

TABLE I IMPORTANT PARAMETERS OF THE IMPLEMENTED PROTOTYPE

Parameter/Component	Value	Component	Value
Input voltage (V_{in})	30 V	\mathcal{C}_1	4.7μ F/160 V
Output voltage (V_0)	400 V	C,	$4.7 \mu F / 250 V$
Output power (P_0)	200 W	\mathcal{C}_3	$4.7 \mu F / 250 V$
Frequency (f_{sw})	100 kHz	\mathcal{C}_o	22μ F/450 V
Experimental Efficiency	%97.5	S	IRF150P221
\mathcal{C}_C	4.7μ F/160 V	D_2, D_0	MUR1520
\mathcal{C}_{ς}	4.7 nF/200 V	D_1	BYV32-200
$L_{m1} = L_{m2}$	$500 \mu H$	L_{in}	$300 \mu H$
L_{lk1}	$17 \mu H$	n	

Fig. 7. Voltage gain ratio of the converter versus I_o and duty cycle (*D*) based on [\(31\)](#page-4-0).

Fig. 8. Voltage gain ratio versus duty cycle for different turn ratios (*n*), without leakage inductance (L_{1k1}) (32).

voltage gain ratio, a 3-D plot of voltage gain versus duty cycle and output current is illustrated in Fig. 7.

In addition, by omitting the influence of leakage inductance (L_{1k1}) in [\(31\)](#page-4-0) and simplifying the equation, we arrive at the following equation, which represents the voltage gain ratio *G*:

$$
G = \frac{V_o}{V_{\text{in}}} = \frac{\left[2n+1\right]D + 2\left[n^2 - n - 1\right]D^2 + \left[1 - n^2\right]D^3}{n(1 - D)^2}.
$$
\n(32)

Considering $n = 1$, the gain is given by $\frac{V_o}{V_{in}} = \frac{D(3-2D)}{(1-D)^2}$. However, in accordance with mode 6 and taking into account the effective duty cycle (D_{eff}) , it is more accurate to utilize the equation $\frac{V_o}{V_{\text{in}}} = \frac{D_{\text{eff}}(3-2D_{\text{eff}})}{(1-D_{\text{eff}})^2}$.

Fig. 8 illustrates the voltage gain plot of the proposed converter based on (32) for various values of the transformer turn ratio (*n*). By increasing the turn ratio of the coupled inductors, the desired output voltage can be achieved at lower duty cycles.

TABLE II CURRENT AND VOLTAGE STRESS OF SEMICONDUCTOR ELEMENTS

COMPONENTS	CURRENT STRESS	VOLTAGE STRESS
SWITCH S_1	$\frac{P_o}{V_{in}} + \frac{V_{in}}{L_{in}}DT + \left(\frac{D^2(2D-n)T}{(1-D)^2}\right)\frac{V_{in}}{L_{lk}}$	$\frac{V_{in}}{1-D}$
DIODE D_1	$\frac{P_o}{V_{in}} + \frac{V_{in}}{L_{in}}DT$	V_{in} $\overline{1-D}$
DIODE D_2	$\frac{(n+2)V_{in} - V_o(1-D)}{T_{sw}}$ L_{k1}	$V_{in}(1 + D)$ $1-D$
DIODE D_{α}	I _O $1 - D$	$V_{in}(1 + D)$

Fig. 9. Comparison of output diode voltage stress: proposed converter versus converters in [\[12\],](#page-11-0) [\[13\],](#page-11-0) [\[14\],](#page-11-0) [\[15\],](#page-11-0) [\[22\],](#page-11-0) [\[26\],](#page-11-0) and [\[27\].](#page-11-0)

B. Voltage Stress of the Semiconductor Elements

Table II presents the voltage and current stress values for different semiconductor components. We can determine the voltage stress of the main switch S_1 and diode D_1 by applying mode 1 and mode 3, respectively, which results in a voltage stress equal to V_{CC} . Equation [\(20\)](#page-4-0) can be used to calculate these voltage stress values. Similarly, the voltage stress values for diodes D_2 and D_0 can be determined using mode 2 and mode 1, respectively, resulting in stress values of V_{C2} - V_{C1} and V_{O} - V_{C3} - V_{C1} . These values can be calculated using (28) – (31) .

Moving on to the current stress, the highest current for switch S_a is equal to the summation of input current and i_{lk} during mode 2. Using (1) and (3) and substituting the values of *V^c*1, *V^c*2, *V^c*3, and *Vcc* from [\(28\),](#page-4-0) [\(29\),](#page-4-0) [\(30\)](#page-4-0) and [\(20\),](#page-4-0) the current stress of the switch can be calculated. Also, the output diode and switch voltage stress comparison of the proposed converter versus other converters are shown in Figs. 9 and 10.

C. Design of Magnetic Components

The magnetic components of this circuit are the input inductor Lin and the coupled inductors L_1 and L_2 . To design L_{in} , we need to take into account the desired ripple and the *V*in voltage that

Fig. 10. Comparison of main switch voltage stress: proposed converter versus converters in [\[12\],](#page-11-0) [\[13\],](#page-11-0) [\[14\],](#page-11-0) [\[15\],](#page-11-0) [\[16\],](#page-11-0) [\[17\],](#page-11-0) [\[18\],](#page-11-0) [\[19\],](#page-11-0) [\[20\],](#page-11-0) [\[22\],](#page-11-0) [\[23\],](#page-11-0) [\[24\],](#page-11-0) [\[25\],](#page-11-0) [\[26\],](#page-11-0) and [\[27\].](#page-11-0)

TABLE III WINDING PARAMETERS OF THE COUPLED INDUCTORS

Parameter	Proposed Converter					
	Lin	L1	L ₂			
Number of wires turns	71	25	25			
Wire length [cm]	497	410	410			
Wire cross section [mm]	1.5					
DC resistance $\lceil \Omega \rceil$	$10 \text{ m}\Omega$	$20 \text{ m}\Omega$	20 mA			

is applied across L_{in} when the switch is ON. We can use (33) to calculate *L*in

$$
L_{\rm in} = \frac{V_{\rm in} \cdot D}{\Delta I \cdot f_{\rm sw}}.\tag{33}
$$

For designing the coupled inductors, we need to determine the turn ratio (n) and the magnetizing inductance L_m . The turn ratio affects the voltage stress on the main switch, and a higher turn ratio results in a smaller duty cycle and lower voltage stress on the switch. However, a lower turn ratio and larger duty cycle will reduce the amount of power processed magnetically through the coupled inductors.

To design the magnetizing inductance (L_m) , we need to consider the voltage ($V_{CC} - V_{C1}$) applied across L_m when the switch is on [as per [\(22\)](#page-4-0)]. It is important to note that an effective duty cycle should be considered for the turn-ON duration of the switch. In this converter, as the magnetizing inductance current flows in both directions, the peak current of*L^m* changes between positive and negative values, consistently operating under continuous conduction mode (CCM) conditions. The specifications of the inductors are presented in Tables III and [IV](#page-7-0)

$$
L_m = \frac{\left(1 + D_{\rm eff} \left(\frac{n+1}{n}\right)\right) V_{\rm in} - \frac{4n I_o}{D_{\rm eff}^2} L_{l k 1}}{\Delta I_{L m} f} \ D.T. \tag{34}
$$

TABLE IV PARAMETERS OF THE MAGNETIC CORES

D. Design of Capacitors

When the switch is on, C_C is discharged by the magnetizing inductance current and C_1 is charged by this current. Thus, their voltage ripples are equal. The capacitors are designed based on the desired voltage ripple as follows:

$$
C_1 = \frac{I_{\text{Lin}}(1 - D)}{f \Delta V_{C1}}\tag{35}
$$

$$
C_C = \frac{I_{LM}D}{f.\Delta V_{CC}}
$$
\n(36)

$$
C_2 = C_3 = \frac{(1 - D) I_{Lm}}{f (n + 1) * \Delta V_o}.
$$
 (37)

Also, the snubber capacitors are achieved by

$$
C_{s1}, C_{s2} > \frac{i_{\rm sw} * t_f}{2V_{\rm sw}}\tag{38}
$$

where $V_{\rm sw}$ is the maximum voltage of the switch, $i_{\rm Sw}$ denotes the switch current, and t_r and t_f are rise and fall times, respectively.

E. Soft Switching Criteria

According to modes 3 and 4 as well as (12) , the D_O diode must turn OFF before entering mode 5. This implies that Δt_{42} duration must be shorter than the OFF time of the switch which is $(1 - D)T$. Consequently, prior to commencing mode 5, D_o turns OFF, allowing for the discharge of the *C^s* capacitor.

$$
\Delta t_{42} + \Delta t_{54} < (1 - D) \, T. \tag{39}
$$

Replacing [\(12\)](#page-3-0) and [\(15\)](#page-3-0) in (39)

$$
\frac{V_{CC}}{I_{L_{\text{in}}} + \frac{(n+1)}{n}I_{\text{lk1}} - \frac{I_{Lm}}{n}}C_S + \frac{i_{DO-peak}}{\frac{V_{C3}}{n} + V_{C1}}L_{\text{lk1}} < (1 - D)T. \tag{40}
$$

Simplifying the above equation, the maximum value for *C^s* is achieved based on L_{k1} , which can guarantee soft switching. Also, the maximum snubber capacitor to achieve ZVS as a function of duty cycle and output current is shown in Fig. 11.

$$
C_S < \left(\frac{nI_{L_{\text{in}}} + (n+1)I_{\text{lk1}} - I_{Lm}}{nV_{CC}}\right) \times \left((1-D)T - \frac{2n.L_{\text{lk1}}I_o}{(1-D_{\text{eff}})(V_{C3} + nV_{C1})}\right). \tag{41}
$$

To analyze soft switching under light loads, it is important to consider the slight variations in the duty cycle of the switch as the load changes (refer to Fig. [5\)](#page-5-0). By appropriately selecting a

Fig. 11. Maximum snubber capacitor to achieve ZVS as a function of duty cycle and output current.

Fig. 12. Power and control prototype of the proposed converter.

value for *C^S* in (41) under full load conditions, the inequality in (40) can be satisfied for light loads. As the load decreases, the term in (40) containing I_O also decreases, whereas the duty cycle remains nearly constant. This ensures that the inequality remains valid even at light loads. As a result, diode *D^O* turns OFF before entering mode 5, guaranteeing the achievement of soft switching regardless of the load condition, as long as the input inductor current operates in CCM. To demonstrate this and ensure soft switching, (41) is used to plot the maximum C_S value versus *I^O* and D, guaranteeing soft switching. This demonstrates that when *I^O* reduces, the maximum possible capacitor to provide soft switching will increase. Therefore, by considering full load conditions when choosing the value of the C_S capacitor, soft switching at light loads is also guaranteed.

IV. RESULTS AND COMPARISONS

A. Experimental Results

To prove the effectiveness of the proposed converter in real conditions, a laboratory prototype of the proposed converter is implemented and shown in Fig. 12. The full specifications of the implemented circuit are listed in Table [I.](#page-5-0) The experimental waveforms are provided in Fig. [13.](#page-8-0) Fig. [14\(a\)](#page-9-0) represents the

Deadtime Shut dov CI **RT** SG3526 Fig. 13. Control circuit of the proposed converter. voltage and current of the switch S. As can be seen in Fig. [14\(a\),](#page-9-0) the ZVS condition is achieved for the power switch at turn on and turn OFF. Also, Fig. $14(a)$ shows that the voltage stress of the switch is much lower than the converter output resulting in using a low voltage-rated switch with lower R_{ds} (on). This can reduce conduction losses of the switch. The voltage and current waveforms of D_2 , D_O are shown in Fig. [14\(b\).](#page-9-0) As can be observed, D_2 and D_0 turn OFF under ZCS condition. The voltage stress across *D^O* is less than the output voltage, and the existence of the leakage inductance leads to lower reverse recovery losses. The voltage and current of the clamp diodes D_1 are illustrated in Fig. $14(c)$. A considerably lower voltage than the output voltage is applied across this diode, this diode also has ZCS turn-OFF performance and does not impose reverse recovery losses. The input current waveform is shown in Fig. [14\(d\)](#page-9-0) in which the

input current is continuous thanks to the input inductor. Low rippled and continuous input current is an important advantage of the proposed structure compared with coupled-inductor-based step-up counterparts which makes it a good candidate for renewable and battery-based applications. The proposed converter has also been tested at 50% of nominal load to evaluate its performance. Fig. [14\(e\)](#page-9-0) illustrates the soft switching operation of the switches at light loads. The voltage of *C*2, *C*3, and *C^C* capacitors, along with the current of input inductors, and *L*¹ and L_2 are respectively, shown in Figs. [14\(f\)–\(h\)](#page-9-0) and [9\(i\).](#page-6-0)

The control block diagram of the presented converter and its 3-D prototype are shown in Fig. [14.](#page-9-0) A simple voltage control circuit using SG3526 is utilized to regulate the output voltage.

B. Comparison Results

In this section, a comprehensive comparison is presented between the proposed high step-up boost converter and other high step-up topologies. The comparison is based on various key parameters including voltage gain, switch voltage stress, soft switching performance, continuous input current, common ground, floating switch, and component count. The results of the comparison are summarized in Table [V.](#page-10-0)

From a soft-switching perspective, most converters except for [\[8\],](#page-11-0) [\[13\],](#page-11-0) [\[14\],](#page-11-0) and [\[15\]](#page-11-0) exhibit a soft-switching condition. However, it is important to note that the voltage gain ratio and voltage stress across the main switch in converters presented

in [\[17\]](#page-11-0) and [\[18\]](#page-11-0) are identical to those of a conventional boost converter. This characteristic makes them unsuitable for high step-up applications.

Among the converters presented in Table [V,](#page-10-0) it is noteworthy that the voltage gain ratio and voltage stress across the main switch in converters presented in [\[17\]](#page-11-0) and [\[18\]](#page-11-0) mirror those of a conventional boost converter. This characteristic renders them unsuitable for high step-up applications. Also, converters in [\[28\]](#page-11-0) and [\[29\]](#page-12-0) are Z-source and quasi-Z-source converters that inherently just operate with duty cycles under 0.5. From a softswitching perspective, it is observed that most converters, except for [\[12\],](#page-11-0) [\[14\],](#page-11-0) and [\[15\],](#page-11-0) demonstrate a soft-switching condition.

Among the converters listed in Table [V,](#page-10-0) the proposed converter stands out with its high voltage gain, enabling lower duty ratios. The soft-switched converters with higher or equal voltage gain are found in [\[21\],](#page-11-0) [\[23\],](#page-11-0) [\[24\],](#page-11-0) and [\[27\].](#page-11-0) However, they employ a higher number of components, including an extra auxiliary circuit and switch to reduce switching losses. This adversely affects both power density and efficiency when compared to the proposed converter. Converters presented in [\[17\]](#page-11-0) and [\[18\]](#page-11-0) have a relatively low number of total components but utilize an extra auxiliary switch for soft switching and have a low voltage gain ratio similar to the boost converter.

In addition to its high voltage gain and soft-switching capability, the proposed converter also features continuous input current, which proves advantageous for renewable energy applications, allowing for smaller input filter capacitors. Conversely, converters presented in [\[17\],](#page-11-0) [\[21\],](#page-11-0) [\[23\],](#page-11-0) [\[24\],](#page-11-0) and [\[26\]](#page-11-0) suffer from pulsating input current, which reduces the reliability of the system and the lifespan of input sources such as fuel cells. These converters also require larger input filters when connected to solar panels. In addition, converters presented in [\[12\],](#page-11-0) [\[20\],](#page-11-0) [21], [23], and [\[24\]](#page-11-0) lack a common ground between the input and output voltages, thereby introducing complexity to the control circuit.

Zheng et al. [\[22\]](#page-11-0) discussed a converter that shares similarities with the proposed converter, including continuous input current and common ground while maintaining the same component count. However, it has a lower voltage gain and utilizes an additional floating switch, which reduces power density. Furthermore, this converter relies on an active clamp technique for achieving soft switching, which is load-dependent and lacks soft switching at light loads.

Another comparable converter with a low component count is described in [\[26\].](#page-11-0) However, it incorporates an additional switch with a floating gate driver, which negatively impacts both the power density and cost of the circuit. Moreover, it suffers from pulsating input current as mentioned earlier, necessitating larger input filters for connecting to solar panels.

The results depicted in Fig. [16](#page-9-0) demonstrate the impressive performance of the proposed converter in terms of efficiency. Theoretical calculations indicate an efficiency of 98.4%, which closely aligns with the experimental efficiency of 97.5% achieved under full load conditions. The small discrepancy between the theoretical and experimental results can be attributed to losses that were not accounted for simulation.

Fig. 14. Experimental waveforms of the implemented prototype. (a) V_{DS} and I_{DS} . (b) $V_{D2,DO}$ and $I_{D2,DO}$. (c) V_{D1} and I_{D1} . (d) I_{Lin} . (e) V_{DS} and I_{DS} at light load. (f) Voltage of *C*³ capacitor. (g) Voltage of *C*² and *C^C* capacitor. (h) Current of input inductor *L*1. (i) Current of input inductor *L*2.

Fig. 15. Losses breakdown of the proposed converter and converters in [\[13\]](#page-11-0) and $[26]$.

Fig. 16 also reveals that both the proposed converter and the converter discussed in [\[26\]](#page-11-0) exhibit the highest efficiencies at full load. Notably, the proposed converter surpasses the efficiency of the converter in [\[26\],](#page-11-0) achieving a slightly higher efficiency of 98.4% compared to 98% at an output power of 200 W. It

Fig. 16. Efficiency of the proposed converter in comparison with converters in [\[13\],](#page-11-0) [\[26\],](#page-11-0) and [\[29\].](#page-12-0)

is worth highlighting that both converters maintain impressive efficiency levels even at light load conditions. The converter in [\[26\]](#page-11-0) achieves a light load efficiency of approximately 97.8%, whereas the proposed converter achieves an efficiency of around 97.4% at light loads.

Converters	Voltage	Duty cycle	No extra	Switch	Soft switching	CIC^*	$C G^*$	No. floating			Number of components		
	gain(G)	with $n=1$ and $G=18$	auxiliary switches	voltage stress	turn ON/OFF			switch	MOS*	D^*	Cap*	MC^*	T^*
Ref. [12]	$\frac{2D + n - 1}{(1 - D)^2}$	0.718	$\pmb{\times}$	$\frac{(1-D)V_0}{2D+n-1}$	×	✓	×	×	$\overline{2}$	$\overline{4}$	$\overline{4}$	$\overline{2}$	12
Ref. [13]	$\frac{2+n}{(1-D)}$	0.833	✓	$\frac{V_0}{2+n}$	ZCS/χ	✓	✓	✓	$\mathbf{1}$	3	$\overline{4}$	$\overline{2}$	10
Ref. [14]	$\frac{2 + (n + m) + mD}{(1 - D)^2}$	0.5	✓	$\frac{V_0}{2 + (n+m) + mD}$	$\boldsymbol{\mathsf{x}}$	✓	$\pmb{\times}$	✓	$\mathbf{1}$	6	$\overline{4}$	$\overline{2}$	13
Ref. [15]	$\frac{1 + nD}{(1 - D)^2}$	0.694	✓	$\frac{V_0}{1+D}$	ZCS/χ	✓	\checkmark	✓	$\mathbf{1}$	6	$\overline{4}$	$\overline{3}$	14
Ref. [16]	$\frac{4}{(1-D)^2}$	0.55	×	$\frac{V_O}{4}$	$\pmb{\times}$	✓	\checkmark	✓	$\overline{4}$	$\overline{7}$	5	5	21
Ref. [17]	$\frac{1-nD}{1-D}$	0.94	✓	V_0	ZCS/ZVS	×	✓	✓	$\mathbf{1}$	$\overline{4}$	$\sqrt{2}$	$\,1\,$	$\,$ 8 $\,$
Ref. [18]	$\frac{1}{1-D}$	0.94	✓	V_O	ZCS/ZVS	✓	✓	✓	$\mathbf{1}$	$\overline{3}$	$\overline{3}$	$\overline{2}$	9
Ref. [20]	$\frac{D(n-1) + n + 2}{(1-D)}$	0.833	X	$\frac{V_0}{D(n+1)+n+2}$	ZVS//ZVS	✓	✓	×	\overline{c}	$\overline{3}$	5	$\overline{2}$	12
Ref. [21]	$\frac{n(2-D)+(1-D)^2}{(1-2D)^2}$	0.331	×	$\frac{V_0(1-D)}{n(2-D)+(1-D)^2}$	ZVS//ZVS	\boldsymbol{x}	×	×	$\overline{4}$	$\overline{4}$	5	$\overline{2}$	15
Ref. [22]	$\frac{n+2}{(1-D)}$	0.833	×	$\frac{V_0}{n+2}$	ZVS//ZVS	✓	✓	×	\overline{c}	\overline{c}	$\overline{4}$	$\overline{2}$	10
Ref. [23]	G [23] *	0.65	×	$Vsw [23]$ *	ZVS//ZVS	×	✓	×	$\sqrt{2}$	3	5	$\sqrt{2}$	12
Ref. [24]	$\frac{2N(n+1)+4}{(1-D)}$	0.56	×	$\frac{V_0}{2N(n+1)+4}$	ZVS//ZVS	x	✓	×	$\overline{4}$	\overline{c}	$\overline{4}$	$\overline{3}$	13
Ref. [25]	$\frac{3-D}{(1-D)}$	0.882	×	$\frac{V_0}{3 - D}$	ZVS//ZVS	✓	✓	✓	\overline{c}	5	$\overline{3}$	$\overline{3}$	13
Ref[26]	$\sqrt{n}+2$ $\overline{(1-D)}$	0.833	×	$\frac{V_o}{n+2}$	ZVS/ZVS	×	✓	×	$\overline{2}$	3	$\overline{4}$	$\mathbf{1}$	10
Ref. [27]	$\frac{3+2n}{(1-D)}$	0.722	×	$\frac{V_0}{3+2n}$	ZVS//ZVS	✓	✓	✓	$\overline{2}$	6	6	$\overline{2}$	16
Ref. [28]	$\frac{2+n-D}{(1-2D)}$	0.428	×	$\frac{V_0}{2+n-D}$	ZVS//ZVS	✓	✓	✓	$\overline{2}$	$\overline{4}$	$\overline{4}$	$\overline{2}$	12
Ref [29]	$\frac{2n+1}{(1-2D)}$	0.416	×	$\frac{V_o}{2n+1}$	ZVS/ZVS	✓	✓	×	$\overline{2}$	5	5	$\mathbf{1}$	13
Proposed	G in (29)	0.75	✓	${\cal V}_O$	ZVS//ZVS	\checkmark	\checkmark	\checkmark and \checkmark	\sim 1	$\overline{3}$	$\overline{4}$	$\overline{2}$	10

TABLE V COMPARISON OF THE PROPOSED CONVERTER WITH OTHER STEP-UP BOOST CONVERTERS

CIC: continuous input current; C-G: common ground, MOS: MOSFET; D: diode; Cap: capacitor; MC: magnetic components; T: total.

 $\frac{1}{(1-D)G}$

* G [23] = $\frac{2+m+n+mn+D(1+m)}{2m}$ and Vsw [23] V_o $(1-D)$ $2 + m + n + mn + D(1 + m)$

C. Loss Distribution

Converter

In this section, a detailed power loss analysis is presented to gain a better understanding of the power dissipation of each component individually. The analysis is conducted on the proposed converter and two of its counterparts from previous works [\[13\]](#page-11-0) and [\[26\]](#page-11-0) for comparative purposes. The converter in [13] is identical to the proposed converter in terms of the passive and active components and the converter in [\[26\]](#page-11-0) has the same total number of components. The results of the analysis are depicted in Fig. [15](#page-9-0) and Table [VI,](#page-11-0) which shows that D_1 , D_2 , and D_O are common to all three converters. M-Switch refers to the main power switch, whereas A-Switch represents the auxiliary switch of the converter presented in [\[26\].](#page-11-0) The losses associated with the ESR of the capacitors and gate drivers are combined and labeled as "Other" in the chart. The power loss calculations are

performed using OrCAD PSPICE software simulation for both half-load and full-load conditions.

Based on the analysis, it is expected that the converted presented in [\[13\]](#page-11-0) will have the highest switch losses due to its hard switching performance. Meanwhile, the converted presented in [\[26\]](#page-11-0) has lower main switch losses than the proposed converter, but it requires an additional auxiliary switch, resulting in higher total switch losses when considering the summation of A-Switch and M-Switch losses for the converter presented in [\[26\].](#page-11-0) The diode losses are almost the same for all three converters. Furthermore, the proposed converter has the highest winding losses due to the operation of its coupled inductors.

Upon examining the total power loss, the converter in [\[13\]](#page-11-0) shows the highest power dissipation despite using the same components as the proposed converter. Under full-load conditions, the proposed converter achieves lower power loss and higher

TABLE VI IMPORTANT PARAMETERS OF THE IMPLEMENTED PROTOTYPE

Component	Resistance Ω	RMS Current [A]	Power Loss [W]	
Main switch	0.0036	10.34	0.385	
Inductor L_{in}	0.010	6.55	0.44	
Inductor $L_{1,2}$	0.020	4.4	$2*0.38$	
Component	Forward Voltage [V]	Average Current [A]	Power Loss [W]	
Diode D_1	0.95	0.49	0.46	
Diode $D2$	0.9	0.49	0.44	
Diode Do	0.9	0.49	0.44	
Total			2.925	

efficiency compared to the converter presented in [26]. However, under half-load conditions, the proposed converter experiences higher power dissipation. Nevertheless, the proposed converter's notable advantage lies in its use of one fewer switch compared to the converter presented in [26], enabling soft switching, high efficiency, and continuous input current.

V. CONCLUSION

In this article, we have introduced a single soft-switched high step-up boost converter that utilizes coupled inductors and a multiplier cell technique to achieve extended voltage gain, soft switching performance, and reduced voltage stress on semiconductor elements. The design of the coupled inductors enables soft switching operation for the power switch without the need for additional circuits. The leakage inductance of the coupled inductors also addresses the reverse recovery problem of diodes. The converter benefits from continuous input current, facilitated by the input inductor, which is particularly advantageous in renewable energy applications and allows for smaller input filter capacitors.With its simple structure, low cost, and high efficiency, the proposed converter is well-suited for low to medium-power applications with limited input voltage levels. The implementation of a 200 W, 30–400 V laboratory prototype demonstrated excellent performance, achieving full load efficiency of 97.5%.

REFERENCES

- [1] R. R. Khorasani et al., "An interleaved soft switched high step-up boost converter with high power density for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 37, no. 11, pp. 13782–13798, Nov. 2022.
- [2] H. Liu, H. Hu, H. Wu, Y. Xing, and I. Batarseh, "Overview of high-step-up coupled-inductor boost converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 2, pp. 689–704, Jun. 2016.
- [3] R. F. Van Kan and E. Agostini, "Hybrid T-type ZVS PWM dc-dc converter," *IEEE Trans. Ind. Electron.*, vol. 68, no. 10, pp. 9420–9432, Oct. 2021.
- [4] H. Tarzamni, H. S. Gohari, M. Sabahi, and J. Kyyrä, "Non-isolated high step-up dc-dc converters: Comparative review and metrics applicability," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 582–625, Jan. 2024.
- [5] H. M. Jazi et al., "Soft-switching non-isolated high step-up three-level boost converter using single magnetic element," *IET Power Electron.*, vol. 14, no. 14, pp. 2324–2336, 2021.
- [6] H. Moradmand Jazi, B. Davoodi, M. Soltani, H.-M. Garcia, and G. Velasco-Quesada, "A high step-up Z-source-flyback converter with integrated inductors for photovoltaic applications," *Int. J. Electron.*, vol. 110, no. 1, pp. 107–123, 2023.
- [7] B. Poorali, H. M. Jazi, and E. Adib, "Improved high step-up Z-source dc–dc converter with single core and ZVT operation," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9647–9655, Nov. 2018.
- [8] X. Hu, J. Wang, L. Li, and Y. Li, "A three-winding coupled-inductor dc–dc converter topology with high voltage gain and reduced switch stress," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1453–1462, Feb. 2018.
- [9] W. Hassan, D. D.-C. Lu, and W. Xiao, "Single-switch high step-up dc–dc converter with low and steady switch voltage stress," *IEEE Trans. Ind. Electron.*, vol. 66, no. 12, pp. 9326–9338, Dec. 2019.
- [10] Y. Zheng and K. M. Smedley, "Analysis and design of a single-switch high step-up coupled-inductor boost converter," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 535–545, Jan. 2020.
- [11] S. Saravanan and N. R. Babu, "Design and development of single switch high step-up dc–dc converter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 855–863, Feb. 2018.
- [12] S. Hasanpour and T. Nouri, "New coupled-inductor high-gain dc-dc converter with bipolar outputs," *IEEE Trans. Ind. Electron.*, vol. 71, no. 3, pp. 2601–2613, Mar. 2024.
- [13] H. Ardi, A. Ajami, and M. Sabahi, "A novel high step-up dc–dc converter with continuous input current integrating coupled inductor for renewable energy applications," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1306–1315, Feb. 2018.
- [14] S. Habibi, R. Rahimi, M. Ferdowsi, and P. Shamsi, "Coupled inductorbased single-switch quadratic high step-up dc–dc converters with reduced voltage stress on switch," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 2, pp. 434–446, Feb. 2023.
- [15] S. W. Lee and H. L. Do, "High step-up coupled-inductor cascade boost dc–dc converter with lossless passive snubber," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7753–7761, Oct. 2018.
- [16] A. Gupta, N. Korada, and R. Ayyanar, "Quadratic-extended-duty-ratio boost converters for ultra high gain application with low input current ripple and low device stress," *IEEE Trans. Ind. Appl.*, vol. 59, no. 1, pp. 938–948, Jan./Feb. 2023.
- [17] M. Esteki, M. Mohammadi, M. R. Yazdani, E. Adib, and H. Farzanehfard, "Family of soft-switching pulse-width modulation converters using coupled passive snubber," *IET Power Electron.*, vol. 10, no. 7, pp. 792–800, 2017.
- [18] T. Shamsi, M. Delshad, E. Adib, and M. R. Yazdani, "A new simplestructure passive lossless snubber for dc–dc boost converters," *IEEE Trans. Ind. Electron.*, vol. 68, no. 3, pp. 2207–2214, Mar. 2021.
- [19] Y. T. Yau and T. L. Hung, "A boost converter with lossless passive snubber for powering the 5G small cell station," *IEEE Trans. Ind. Appl.*, vol. 59, no. 3, pp. 3530–3542, Mar. 2023.
- [20] K. Zaoskoufis and E. C. Tatakis, "An improved boost-based DC-DC converter with high-voltage step-up ratio for DC microgrids," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1837–1853, Feb. 2021.
- [21] P. Mohseni, S. H. Hosseini, and M. Maalandish, "A new soft switching dc– dc converter with high voltage gain capability," *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7386–7398, Sep. 2020.
- [22] Y. Zheng, B. Brown, W. Xie, S. Li, and K. Smedley, "High step-up dc–dc converter with zero voltage switching and low input current ripple," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9416–9429, Sep. 2020.
- [23] P. Talebi, M. Packnezhad, and H. Farzanehfard, "Fully soft-switched ultrahigh step-up converter with very low switch voltage stress," *IEEE Trans. Power Electron.*, vol. 38, no. 3, pp. 3523–3530, Mar. 2023.
- [24] T. Nouri, "Performance improvement of a zero-voltage switching interleaved high step-up dc–dc converter with low-voltage stresses," *IET Power Electron.*, vol. 16, no. 11, pp. 1913–1928, 2023.
- [25] L. He and Z. Zheng, "High step-up dc–dc converter with switchedcapacitor and its zero-voltage switching realisation," *IET Power Electron.*, vol. 10, no. 6, pp. 630–636, 2017.
- [26] R. R. Khorasani et al., "ZVT high step-up boost converter with wide input voltage and wide output power for renewable energy applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 6057–6069, Oct. 2022.
- [27] R. Fani, E. Farshidi, E. Adib, and A. Kosarian, "Analysis, design, and implementation of a ZVT high step-up dc–dc converter with continuous input current," *IEEE Trans. Ind. Electron.*, vol. 67, no. 12, pp. 10455–10463, Dec. 2020.
- [28] M. Hajilou, M. Packnezhad, and H. Farzanehfard, "High step-up quasi-Z-source converter with full soft switching range, continuous input current and low auxiliary elements," *IET Power Electron.*, vol. 16, no. 11, pp. 1902–1912, 2023.
- [29] B. Poorali and E. Adib, "Soft-switched high step-up quasi-Z-source dc–dc converter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 4547–4555, Jun. 2020.
- [30] Y. Wang, H. Liu, H. Yu, and P. Wheeler, "A battery wireless charger with full load range soft-switching operation and zero-switching-loss inverter," *IEEE Trans. Ind. Electron.*, vol. 71, no. 7, pp. 7063–7074, Jul. 2024, doi: [10.1109/TIE.2023.3306411.](https://dx.doi.org/10.1109/TIE.2023.3306411)
- [31] Y. Wang, H. Liu, P. Wheeler, and F. Wu, "Implementation and analysis of an efficient soft-switching battery wireless charger with re-configurable rectifier," *IEEE Trans. Ind. Electron.*, vol. 71, no. 5, pp. 4640–4651, May 2024, doi: [10.1109/TIE.2023.3283681.](https://dx.doi.org/10.1109/TIE.2023.3283681)

Hamed Moradmand Jazi (Graduate Student Member, IEEE) was raised in Isfahan, Iran. He received the B.Sc. and M.Sc. degrees from Islamic Azad University, Najafabad Branch, Isfahan, Iran, in 2012 and 2015, respectively, both with honors in electrical engineering. He is currently working toward the Ph.D. degree in electrical engineering with the Universitat Politècnica de Catalunya, Barcelona, Spain.

In 2021, he joined the Power Electronics Laboratory, Universitat Politècnica de Catalunya, Barcelona, Spain. He is currently a research visiting scholar

student with the University of Pavia, Pavia, Italy, under the supervision of Professor Pericle Zanchetta. His research interests include dc–dc converters and their applications, control methods of dc–dc converters, multilevel converters, renewable energy systems, and electromagnetic interferences/compatibility in power electronics systems.

Mr. Moradmand was the recipient of the Best Master of Science Thesis Award in Electrical and Computer Engineering, awarded by Islamic Azad University, Najafabad Branch in 2015.

Ramin Rahimzadeh Khorasani (Graduate Student Member, IEEE) received the B.Sc. (Hons.) degree in electrical engineering from the Azad University of Isfahan, Isfahan, Iran, in 2013, and the M.Sc. (Hons.) degree from the Isfahan University of Technology, Isfahan, in 2017. He is currently working toward the Ph.D. degree in electrical engineering with the Center for Heterogeneous Integration of Micro Electronic Systems (CHIMEs), Pennsylvania State University, University Park, PA, USA.

From 2017 to 2020, he was a Graduate Research Assistant and Laboratory Instructor with the Industrial Electronics Research Laboratory, Isfahan University of Technology, involved in projects focusing on solar inverters, high-current modular converters, electroplating power supplies in medical devices, LED drivers, and electromagnetic interference/compatibility in power electronics systems. He was advised by Prof. Madhavan Swaminathan and supported through Semiconductor Research Corporation (SRC)'s Joint University Microelectronics Program for his Ph.D. His current research interests include embedded power delivery, heterogeneous integration, and cooling strategies.

Ehsan Adib (Member, IEEE) was born in Isfahan, Iran, in 1982. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Isfahan University of Technology, Isfahan, Iran, in 2003, 2006, and 2009, respectively.

He is currently a Faculty Member with the Department of Electrical and Computer Engineering, Isfahan University of Technology. He is an author of more than 100 papers in journals and conference proceedings. His research interests include dc–dc converters and their applications and soft-switching techniques.

Dr. Adib was the recipient of the Best Ph.D. Dissertation Award from the IEEE Iran Section in 2010.

Pericle Zanchetta (Fellow, IEEE) received the M.Eng. degree in electronic engineering and the Ph.D. degree in electrical engineering from the Technical University of Bari, Bari, Italy, in 1993 and 1997, respectively.

In 1998, he became an Assistant Professor of Power Electronics with the Technical University of Bari. In 2001, he became a Lecturer with the PEMC Research Group at the University of Nottingham, Nottingham, U.K., where he became a Professor of Control and Power Electronics in 2013. Since 2022, he has been

a Full Professor of Power Electronics with the University of Pavia, Pavia, Italy, and a part-time Professor with the University of Nottingham. He has authored or coauthored more than 400 peer-reviewed scientific papers. His research interests include control and optimization of power converters and drives and matrix and multilevel converters.

Dr. Zanchetta is a member of the board of directors of the IEEE Industry Application Society (IAS) and has been the Editor-in-Chief of the IEEE OPEN JOURNAL OF INDUSTRY APPLICATIONS since 2020. Since 2023, he has been the IEEE-IAS Education Department Chair. He has been the Vice-Chair and Chair of the IEEE IAS Industrial Power Conversion Systems Department (2018–2021) and the Secretary, Vice-Chair, and Chair of the IEEE IAS Industrial Power Converters Committee (2012–2017).

Guillermo Velasco-Quesada received the B.Eng. degree in electrical engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in electronics engineering from the Technical University of Catalonia–BarcelonaTECH (UPC), in 1990, 2002, and 2008, respectively .

He Politècnica de Catalunya (UPC), BarcelonaTech is with Electronic Engineering Department, Eastern Barcelona School of Engineering (EEBE), Universitat, Barcelona, Spain. Since 1992, he has been an Associate Professor with the Electronic Engineering

Department, University School of Industrial Technical Engineering of Barcelona (EUETIB), and at the Barcelona Eastern School of Engineering (EEBE), UPC, where he teaches courses on analog electronics, power electronics, renewable energy, and energetic resources. He is a Researcher with the Energy Processing and Integrated Circuits Group (EPIC) and the Power Electronics Research Center of the UPC. His research interests include analysis, modeling, and control of power systems for renewable energy applications, and grid connected PV systems based on reconfigurable topologies.

Herminio Martínez-García (Member, IEEE) was born in Barcelona, Spain. He received the B.Eng. degree (with national award) in electrical engineering, the M.S. degree (with national award) in electronics engineering, and the Ph.D. degree in electronics engineering from the Technical University of Catalonia (UPC, BarcelonaTech), Barcelona, Spain, in 1994, 1998, and 2003, respectively.

During 1995–2000, he was an Assistant Professor with the Department of Electronics of the College of Industrial Engineering of Barcelona (EUETIB-

CEIB). In September 2000, he joined the Department of Electronics Engineering of the UPC at Barcelona, where he became an Associate Professor in 2006 and a researcher with the Energy Processing and Integrated Circuits Group of the UPC. From 2008 to 2009, he was a Visiting Professor with the Analog and Mixed Signal Center of the Department of Electrical and Computer Engineering of the Texas A&M University, College Station, TX, USA. He participated in eight European international and 15 Spanish national research projects. He authored or coauthored more than 75 scientific papers in journals, 265 in conference proceedings, and 46 books and book chapters. His research interests include dc–dc power converters and their control and analog circuit design with an emphasis on analog microelectronics.

Dr. Martínez-García was the recipient of two national awards for his B.Eng. and M.S. degrees.