An Approach for Online Estimation of On-State Resistance in SiC MOSFETs Without Current Measurement

Furkan Karakaya *[,](https://orcid.org/0000-0002-8747-9143) Student Member, IEEE*, Anuj Maheshwari *[,](https://orcid.org/0000-0003-3001-5839) Student Member, IEEE*, Arijit Banerjee[®][,](https://orcid.org/0000-0003-2597-5309) Senior Member, IEEE, and John S. Donnal[®], Senior Member, IEEE

*Abstract***—While silicon carbide power MOSFETs have significantly superior figures-of-merit in comparison to conventional silicon devices, they have seen relatively limited adoption in highpower applications due to intrinsic reliability concerns. One of the most consistent precursors of early device failure is increased on-state resistance (Rds***−***on). This article presents the design of a nonintrusive health monitoring circuit (HMC) that can be embedded within the power converter to measure this resistance during operation. The HMC does not require load current information or any interaction with the gate driver. It is experimentally validated for a range of voltage and current levels including continuous operation in a buck converter and provides estimates of Rds***−***on within** *±***5% of the true value for all cases.**

*Index Terms***—Health monitoring, junction temperature, MOSFETs, on-state resistance, reliability, silicon carbide (SiC).**

I. INTRODUCTION

T IDE bandgap semiconductors are required to efficiently scale electronic power converters to the voltages and power levels needed in many emerging applications, such as electric transportation and renewable energy resources. In particular, silicon carbide's (SiC) low conduction loss, high switching frequency, and high blocking voltage make it an ideal candidate to replace the Si IGBTs and MOSFETs currently used in these applications. However, the reliability of SiC MOSFETs remains a significant concern [\[1\]](#page-9-0) and has so far made it difficult to integrate these switches in the high-power applications where they provide the most benefit. Therefore, tracking early signs of device fatigue is critical to their wider adoption. SiC devices can fail for a variety of reasons, but one of the most consistent

Manuscript received 16 December 2022; revised 27 March 2023; accepted 26 May 2023. Date of publication 5 June 2023; date of current version 28 July 2023. This work was supported by the Office of Naval Research MVDC Risk Reduction program under Grants N000142112277, N0001418WX01706, and N000141812889. Recommended for publication by Associate Editor K. Sheng. *(Corresponding author: Arijit Banerjee.)*

Furkan Karakaya, Anuj Maheshwari, and Arijit Banerjee are with the Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Urbana, IL 61801 USA (e-mail: [furkank2@illinois.edu;](mailto:furkank2@illinois.edu) [anujm3@illinois.edu;](mailto:anujm3@illinois.edu) [arijit@illinois.edu\)](mailto:arijit@illinois.edu).

John S. Donnal is with the Weapons and Systems Engineering Department, United States Naval Academy, Annapolis, MD 21402 USA (e-mail: [donnal@usna.edu\)](mailto:donnal@usna.edu).

Color versions of one or more figures in this article are available at [https://doi.org/10.1109/TPEL.2023.3282585.](https://doi.org/10.1109/TPEL.2023.3282585)

Digital Object Identifier 10.1109/TPEL.2023.3282585

 $\mathsf{I}_{\mathsf{ref}}$ $-R_{ds}$ **HMC** HMC D Converter Converter **DUT** DUT V_{ds} I_d $\overline{\mathsf{G}}$ $\overline{\mathsf{G}}$ (a) (b)

Fig. 1. In-situ measurement of on-state resistance in SiC MOSFETs. On-state resistance is an increasing function of junction temperature and can indicate early signs of device failure. (a) Conventional methods. (b) Proposed method.

precursors regardless of fault type is an increase in the on-state resistance [\[1\],](#page-9-0) [\[2\],](#page-9-0) [\[3\].](#page-9-0)

Tracking R_{ds−on} *online*, i.e., during an active converter operation, is challenging due to the high blocking voltage when the device is not conducting and sensor synchronization for the submillisecond periods when the device is conducting. There are several well-established methods to isolate R_{ds-on} measurement circuits from the high blocking voltage [\[4\],\[5\]](#page-9-0) but synchronizing the current and voltage measurements during device conduction is a much more challenging problem [\[6\].](#page-9-0) Even with high bandwidth current sensors, the package inductance introduces a phase offset that can corrupt the resistance measurement, especially at high switching frequencies. Therefore, previously proposed in-situ measurement circuits are either offline [\[3\],](#page-9-0) that is they can only be used when the converter is not operational, or require additional synchronization with the health monitoring circuit [\[7\],](#page-9-0) [\[8\],](#page-9-0) as shown on the left-hand side of Fig. 1. Even if these constraints are satisfactory, the additional high bandwidth measurement of load current [\[3\],](#page-9-0) [\[8\],](#page-9-0) [\[9\]](#page-9-0) introduces significant cost and complexity.

This article proposes an in-situ *online* R_{ds−on} estimation that requires no current measurement or coordination with the controller, as shown on the right-hand side of Fig. 1. Rather than directly measuring the current and voltage across the SiC device under test (DUT), the circuit injects a high-frequency current in parallel with the load current using a voltage-controlled current source. The differential voltage created on the DUT by the injected current is measured by an analog circuit that produces a continuous voltage proportional to the device impedance.

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/

After initial calibration, both L_{ds} and R_{ds−on} can be recovered from this impedance measurement. Any variation in impedance during converter operation can be attributed to R_{ds-on} since L_{ds} is a function of package geometry and considered constant. This approach eliminates the need for a high bandwidth current measurement and any synchronization with the controller. Results confirm a correct estimation of on-state resistance with a $\pm 5\%$ error. The circuit's measurement performance is demonstrated up to a 100% increase in the on-state resistance. The entire operation is proved in a range of converter current from 0 to 10 A and converter voltage between 0 and 500 V.

The rest of this article is organized as follows. Section II discusses the physics of on-state resistance and experimental results showing its correlation to device health. Section [III](#page-3-0) discusses the estimation error introduced by a current sensor and package inductance. Section [IV](#page-3-0) explains the theoretical background of the proposed method. Section [V](#page-6-0) presents the experimental verification of the proposed technique. Finally, Section [VI](#page-9-0) concludes this article.

II. ON-STATE RESISTANCE IN SIC MOSFETS

The on-state resistance in SiC MOSFETs is formed by the series combination of the channel resistance (*R*ch), JFET region resistance (R_{JFET}) , drift layer resistance (R_D) , and total contact resistance (R_{package}) [\[10\]](#page-9-0)

$$
R_{ds-\text{on}} = R_{\text{ch}} + R_{\text{JFET}} + R_D + R_{\text{package}}.
$$
 (1)

The on-state resistance is particularly useful for condition monitoring because both chip and package level faults cause an increase in this value prior to device failure. The high trap concentration in the gate-oxide generated by the $SiC/SiO₂$ interface [\[11\]](#page-9-0) can lead to gate-oxide breakdown [\[12\],](#page-9-0) which increases the channel resistance. Similarly, bond wire or solder layer defects due to mismatched thermal characteristics increase the package resistance [\[13\].](#page-9-0) The physics of SiC make it unlikely that these types of faults can be designed out of MOSFETs, instead, converters must assume such device failures are possible and alert users to early signs of degradation so the converter can be repaired or replaced.

A. Gate-Oxide Degradation

Among all SiC fault types, gate-oxide failure is the most widely studied in the literature [\[14\].](#page-9-0) Traps in the oxide cause the threshold voltage to increase, as given in (2) [\[15\]](#page-9-0) where Q_{ot} is the oxide trap-charge, Q_{it} is the near-interface trap-charge, C_{ox} is gate-oxide capacitance, and V_{th0} is ideal threshold voltage without a trap. A positive shift in the threshold voltage as a result of accumulating interface trap density results in a gradual increase in the channel resistance (R_{ch}) , as shown in (3) where L_{ch} is the length of the channel, W_{ch} is the width of the channel, μ _n is the surface electron mobility, and V_{GS} is the gate-source bias level

$$
V_{\text{th}} = V_{\text{th0}} - \frac{Q_{\text{ot}}}{C_{\text{ox}}} + \frac{Q_{\text{it}}}{C_{\text{ox}}}
$$
 (2)

Fig. 2. High-temperature gate bias (HTGB) experimental test setup and cycle. (a) HTGB test setup including an oven for thermal stress, a measurement board for parameter characterization, precise source-meters for stress and characterization. (b) HTGB daily test cycle.

$$
R_{\rm ch} = \frac{L_{\rm ch}}{W_{\rm ch}\mu_n C_{\rm ox}(V_{\rm GS} - V_{\rm th})}.
$$
 (3)

To evaluate the effect of gate-oxide condition on R_{ds-on} and device health, a series of SiC MOSFETs were degraded until failure. Devices were deemed operational until the gate leakage current exceeded the capability of the gate driver meaning the transistor could no longer be controlled. The aging process was accelerated using high-temperature gate bias (HTGB), a widely accepted technique to simulate operational fatigue [\[12\],](#page-9-0) [\[14\],](#page-9-0) [\[16\],](#page-9-0) [\[17\].](#page-9-0) HTGB applies the maximum junction temperature and a high electric field across the gate to form traps in the oxide. Left unchecked, this configuration quickly leads to device failure. To measure the rate of progression in R_{ds-on} as a function of oxide health the DUT is periodically switched between HTGB and rest conditions. Five SiC MOSFETs from three different batches were tested with periodic HTGB using the experimental setup shown in Fig. $2(a)$. The test cycle consists of the four steps shown in Fig. $2(b)$. During the stress phase, a large gate-source bias is applied inside an oven at maximum junction temperature. After 10 h the device is removed from the oven and unbiased for 13 h. Before measuring the parameters a preconditioning sequence of alternating gate-source voltages is applied to return the gate-oxide to a typical operational state [\[18\].](#page-9-0) This process is repeated until device failure. Results of this test are shown in Fig [3.](#page-2-0) An abrupt increase in gate leakage current indicates device failure, at which point the device is removed from the test process. Results show an increase in the on-state resistance from 15% to 125% prior to failure indicating on-state resistance is a reliable metric of oxide health.

It is important to note that in addition to device health, on-state resistance is also a function of junction temperature. The next section discusses the sources of error in typical R_{ds-on}

Fig. 3. Results show the recorded per-unit on-state resistance and gate leakage current of nine samples from three groups of SiC MOSFET. Group A has 1200 V_{ds−max} / 22 A_{ds−max} / 15 V_{gs−nom}, group B has 650 V_{ds−max} / 22 A_{ds−max} / 15 V_{gs−nom}, group C has 1200 V_{ds−max} / 20 A_{ds−max} / 20 V_{gs−nom} ratings. The gate-source stress voltage level increases in steps to accelerate the aging further. All on-state resistance and gate leakage current values are measured at nominal gate-source bias of each device. (a) Sample A1. (b) Sample A2. (c) Sample B1. (d) Sample C1. (e) Sample C2.

Fig. 4. Artificially generated R_{ds−on} profile including the variation due to temperature and aging. The per-unit Rds−on is given with respect to the junction temperature and stress cycle number. Each cycle refers to an operating temperature where heating or cooling is performed, reflecting the converter ON and OFF cases. The achieved junction temperature is randomly picked between 80◦ C and 160◦ C for heating and between 25◦ C and 65◦ C for cooling so that triangular cycle variation can be obtained. In the meantime, the operational stress on the DUT slowly degrades the gate-oxide such that the on-state resistance increases exponentially.

measurement circuits motivating the need for an alternative design to make a truly online measurement.

B. Junction Temperature

The on-state resistance is not only a function of oxide health; it is also strongly correlated with junction temperature—a relationship that is typically specified in manufacturer datasheets. This temperature dependence complicates the use of R_{ds} as an aging precursor [\[19\].](#page-9-0) However, because a healthy device typically undergoes thousands of thermal stress cycles before failure [\[20\],](#page-9-0) the cyclic effect of temperature can be easily decoupled from the monotonic effect of device aging. This is illustrated by simulation in Fig. 4. The top portion of the figure shows the relationship of R_{ds} to junction temperature (left) and device

Fig. 5. Change in the on-state resistance due to the aging $(R_{ds-aging})$ can be isolated by applying varying sampling techniques. Two sampling examples are presented in this figure: $R_{ds-sample-1}$ is obtained by sampling the on-state resistance only if the junction temperature is less than 75◦ C, so this technique has to be assisted by a temperature sensor. Contrary to $R_{ds-sample-1}$, $R_{ds-sample-2}$ does not require a temperature sensor and is obtained by taking one sample once every 100 cycles. Each data that is larger than any following data is removed so that a nondecreasing trend can be obtained.

health (right). Applying these effects simultaneously over the expected lifetime of a device produces an exponential envelope, as shown at the bottom of the figure.

Various sampling techniques can be applied to isolate the degradation in the on-state resistance by omitting temperaturedependent variation or vice versa. If the converter state can be controlled, a comparison of R_{ds} during idle and active operation can be used to estimate junction temperature [\[21\].](#page-9-0) However control or even knowledge of converter state is not required to differentiate between aging and temperature effects on R_{ds} . Two such techniques are shown in Fig. 5. The first method requires a temperature sensor and is performed by restricting on-state resistance measurements to periods when the junction temperature is less than 75 ◦C. This limits the temperature dependent variation to no more than 6% for the C3M0120100 K SiC industrial MOSFET [\[22\].](#page-9-0) The second sampling technique does not require a temperature sensor. Instead, R_{ds−on} is sampled at fixed intervals (every 100 stress cycles in this simulation), and only samples that show a constant or increasing resistance from the prior measurement are retained. The resulting nondecreasing trend follows the monotonic aging component of the on-state resistance ($R_{ds-aging}$). The only constraint on the aging profile

Fig. 6. Estimating R_{ds−on} as V_{ds}/I_{ds} requires a separate DC current injection and cannot be performed during converter operation. (a) Injected *Ids* as in [\[7\],](#page-9-0) [\[8\].](#page-9-0) (b) Operational *Ids*.

is that it is nondecreasing and lasts longer than one temperature cycle. Another approach given in [\[21\]](#page-9-0) is tracking the degradation related deviations when the power converter is IDLE, and then using that measurement as a base value for temperature estimation when power converter is ON.

III. CHALLENGES IN MEASURING ON-STATE RESISTANCE

The typical approach to measure R_{ds} , or any resistance, is to measure the ratio of voltage to current at steady state [\[23\].](#page-9-0) This requires electrically isolating the MOSFET and injecting a known current from drain to source. Approaches for in-situ estimation, such as [\[7\],](#page-9-0) [\[8\]](#page-9-0) offer an improvement by utilizing the load current for measurement, but this requires maintaining a fixed load current at multiple levels for several seconds, as shown Fig. $6(a)$. This is not practical for online use as typical load currents may vary arbitrarily depending on environmental parameters, such as torque on an electric motor. Since the power converter's operation is constrained during measurement such techniques are only considered quasionline [\[24\].](#page-9-0) A truly online estimation of R_{ds} cannot assume steady state load current and instead must measure the rapidly changing current levels in an operational converter, as shown in Fig. 6(b). This particular waveform is typical of zero-voltage-switching (ZVS) converters, which require negative current flow through the MOSFET to discharge the parasitic output capacitance [\[25\],\[26\].](#page-9-0) Under these conditions, the package inductance of the MOSFET and dynamics of the current sensor create a phase shift (φ) between measured current and voltage. A straightforward application of Ohm's law, in the following, leads to significant error in the resistance estimate:

$$
R_{ds-\text{on}}^{e}(t) = \frac{V_{ds}\sin(\omega t + \varphi)}{\hat{I}_{ds}\sin(\omega t)}.
$$
 (4)

The effect of this phase shift on the estimation is illustrated by simulation using an inductive impedance MOSFET model with a 50 kHz triangular current waveform resembling a ZVS converter, as shown in Fig $7(a)$. The current sensor dynamics are modeled as a 50 ns time delay, the package inductance is 15 nH and the on-state resistance is 120 m Ω . The resulting voltage (V_{ds}) and measured current (I_{sensor}) are plotted in Fig. 7(b). The ratio of these waveforms is no longer constant and cannot be used to accurately estimate R_{ds-on} .

Fig. 7. Analysis of estimation error for on-state resistance with an inductive impedance model and a current sensor delay. (a) Simulation circuit. (b) Estimation result.

Fig. 8. Proposed on-state impedance measurement circuit.

One technique to eliminate this error is to sample the current and voltage waveforms at or above the Nyquist frequency and use a ratio of RMS values to compute the resistance instead. While technically possible, the complexity of such a measurement would require lab instrumentation or be prohibitively expensive to embed in a typical power converter. This article proposes an alternative approach that avoids this phase shift sensitivity without the need for high bandwidth sampling.

IV. PROPOSED ONLINE MEASUREMENT OF R_{ds-ON}

Rather than using the load current, this article proposes an approach that exploits the small signal linearity of R_{ds-on} to make an online measurement that is independent of the converter dynamics. During conduction, a known high-frequency current is injected in parallel with the unknown load current. The resulting V_{ds} waveform is a linear combination of both currents. By passing this waveform through an appropriately tuned filter, the effect of the injected current can be isolated and used to compute a highly accurate estimate of the on-state resistance.

A. Theory of Operation

A block diagram of the proposed R_{ds-on} measurement circuit is presented in Fig. 8. A voltage-controlled current-injection circuit generates a high-frequency sinusoidal current (I_{inj}) that is superimposed on the unknown load current (I_{cnv}) . The combined currents produce a voltage (V_{ds}) across the device described by Ohm's law. Some care must be taken when measuring this

Fig. 9. Principles of converter current elimination with a HPF. (a) Input of HPF unit. (b) Output of HPF unit.

value in-situ since the on-state voltage is much smaller than the typical blocking voltage, which can be up to 10 kV or higher for SiC MOSFETs. Placing a diode between the drain and the current injector protects the measurement circuit but introduces a potential source of error due to the forward voltage drop of the diode. Although some studies rely on precalibrated forward voltage drop of the blocking diode [\[27\],](#page-9-0) [\[28\],](#page-9-0) a more reliable solution is eliminating the voltage drop by using a double diode configuration and an appropriately scaled subtraction amplifier, as proposed in [\[4\].](#page-9-0) The measured voltage V_{ds} is then fed to a high-pass filter (HPF), which eliminates the voltage produced high-pass filter (HPF), which eliminates the voltage produced by the load current leaving only the voltage produced by the injected current (v_{inj}) . The final stage is a peak detection circuit that converts the high-frequency signal to a dc value that can be easily measured using a unipolar, low-bandwidth analogto-digital converter. This signal is proportional to the on-state impedance $(Z_{ds}(\omega_{\text{cnt}}))$ by a scalar gain coefficient G, which can be derived as follows.

A sinusoidal voltage source with a known amplitude \hat{v}_{cnt} creates an injected current i_{ini}

$$
v_{\rm cnt}(t) = \hat{v}_{\rm cnt} \sin(\omega_{\rm cnt} t)
$$

$$
i_{\rm inj}(t) = G_{\rm inj} v_{\rm cnt}(t).
$$
 (5)

This injected current in combination with the load current creates a voltage v_{ds} across the MOSFET

$$
v_{ds} = Z_{ds}(i_{\text{load}} + i_{\text{inj}}). \tag{6}
$$

By making a differential measurement across v_a and v_b the effect of the protection diode's forward voltage drop can be eliminated

$$
v_a = v_{ds} + v_{fw}
$$

\n
$$
v_b = v_{ds} + 2v_{fw}
$$

\n
$$
v_{ds'} = 2v_a - v_b
$$

\n
$$
v_{ds'} = 2(v_{ds} + v_{fw}) - v_{ds} + 2v_{fw}
$$

\n
$$
v_{ds'} = v_{ds}.
$$
\n(7)

The voltage $v_{ds'}$ can be described as a Fourier series with the lower frequency terms determined by the load current and a single high-frequency term determined by the injected current. An HPF with a cutoff frequency $\omega_c \gg \omega_{\text{cnv}}$ removes the lower frequencies leaving only the voltage induced by the injector. The

Fig. 10. Block diagram for R_{ds} extraction.

effect of this filter is described visually in Fig. 9

$$
v_{ds'}(t) = \sum_{\omega=0}^{\infty} Z_{ds}(\omega) i_{ds}(\omega t)
$$

$$
v_{hf}(t) = (H_{HP} * v_{ds'})(t)
$$

$$
v_{hf}(t) = Z_{ds}(\omega_{\text{cnt}}) i_{\text{inj}}(t).
$$
 (8)

A peak follower circuit effectively tracks the magnitude of this frequency component eliminating the effect of the phase offset between current and voltage

$$
v_{pd} = \max_{t} (v_{hf}(t))
$$

$$
v_{pd} = |Z_{ds}(\omega_{\text{cnt}})|G_{\text{inj}}\hat{v}_{\text{cnt}}.
$$
 (9)

The impedance Z_{ds} includes both the on-state resistance as well the package inductance. At the injection frequency, this inductance is on the same order of magnitude as the resistance leading to the following equation for R_{ds} as a function of the measured voltage v_{pd} :

$$
\sqrt{R_{ds}^2 + (\omega_{\rm cnt} L_{ds})^2} = \frac{v_{pd}}{G_{\rm inj}\hat{v}_{\rm cnt}}.\tag{10}
$$

For health monitoring applications where the specific value of R_{ds} is not as important as its rate of change, the package inductance can be ignored and v_{pd} itself can be used as the diagnostic metric since it is an increasing function of R_{ds} and L_{ds} is a constant.

If the particular value of R_{ds} is required, a simple calibration procedure can be used to decouple it from the inductance. The output v_{pd} is measured once during commissioning when the MOSFET is in a known good condition and its operational parameters including R_{ds} match the datasheet values. This baseline value can then be used to recover R_{ds} from an online measurement taken at any point in the future. The computation is illustrated in Fig. 10. The baseline measurement (v'_{pd}) and new
measurement (v_{av}) are scaled to Z₁, and squared so that their measurement (v_{pd}) are scaled to Z_{ds} and squared so that their difference cancels L_{ds} , which is independent of device condition

$$
\left(\frac{v_{pd}}{G}\right)^2 - \left(\frac{v_{pd'}}{G}\right)^2 = R_{ds}^2 - R_{ds}^2.
$$
 (11)

The R_{ds-on} for a healthy device is known from the datasheet and can be added to this result to recover the current value of R_{ds−on}, as shown in the final step of Fig. 10. After calculating

Fig. 11. Current injection circuit: The source terminal voltage of P-MOS (V_{ps}) is adjusted to the same value with the control signal (V_{cnt}) by the op-amp regulator such that the injected current (I_{inj}) can be controlled.

Fig. 12. Simulation results visualize the injection concept. An external current is injected to the DUT while an inductive converter current flows across the same device. The control signal has a 1 V_{pp} amplitude and 2 MHz of frequency resulting a 1 A_{pp} injection current due to the 1 Ω series injection resistor.

 R_{ds-on} , L_{ds} can be computed from Z_{ds} using the known injection frequency $\omega_{\rm{cnt}}$.

B. Implementation

The schematic for the current injection and protection diodes are shown in Fig. 11. Nodes v_a and v_b connect to the differential amplifier, which leads to the rest of the measurement circuit. Negative feedback through the operational amplifier keeps the source (v_{ps}) of the MOSFET equal to the control voltage as long as $v_{\rm cnt}$ is less than $V_{\rm AUX}$. The injected current is then

$$
I_{\rm inj} = \frac{V_{\rm AUX} - V_{\rm cnt}}{R_{\rm inj}}.\tag{12}
$$

Fig. 12 shows a visualization of these waveforms. The dc component of I_{ds} is removed by the HPF, so neither V_{AUX} nor the average value of v_{cnt} effect the measurement result. Only the high-frequency ac component of the injection current is significant

$$
\hat{i}_{\rm inj} = \frac{\hat{v}_{\rm cnt}}{R_{\rm inj}}.\tag{13}
$$

A low-pass filter formed by R_f and C_f stabilizes the transient response of the amplifier. The diode protection circuit also has a

TABLE I CRITICAL COMPONENTS IN THE INJECTION CIRCUIT

Component	Model	Advantages
Operational amplifier	LT1809	Rail-to-rail input common mode voltage range • Rail-to-rail output swings • 180 MHZ gain-bandwidth product • 350V/ μ s slew rate
P-channel MOSFET	DMP2078LCA3	\cdot 1.1 nC gate charge • 13 A pulsed drain current • Small footprint
Blocking diode	S1FLM-M	• 1 kV dc blocking voltage • 4 pF parasitic capacitance Small footprint

filter formed by C_s , R_s to suppress the switching transients produced by the DUT. Without this filter, the additional impedance introduced by D_1 's parasitic capacitance creates a voltage spike during switching events that interferes with the operation of the measurement circuit. To maximize this filter's effectiveness, capacitor C_s should be placed as close as possible to D_1 to maintain a low impedance return path for transient currents. Finally, R_z and D_z clamp any excessive voltage and provide a path to ground for the injected current when the DUT is not conducting. These filters do not modify the functionality of the circuit as discussed in Section [IV-A,](#page-3-0) and the specific values are flexible. Table I lists the critical components of the injection circuit and reasons for their selection.

The differential amplifier, HPF, and peak detection circuits are standard analog circuit blocks and can be implemented using a variety of well-known topologies. However, some care should be taken when choosing the injection frequency and cutoff frequency of the HPF. If the injection frequency cannot be placed well above the converter frequency, a high-order filter is required to fully attenuate the converter harmonics while keeping the injected frequency in the pass band. The drain-source current is the combination of both the load and injected current. Therefore, the DUT voltage can be divided into two components: $V_{ds-cn\nu}$ and V_{ds} –ini, each attenuated by HPF based on their frequency.Thus, the output of the HPF includes two signals whose division gives the signal-to-noise ratio (SNR) where G_{hpf} is the gain of HPF, and n is the filter order

$$
SNR = \frac{G_{\text{hpf}}(f_{\text{inj}})V_{ds-\text{inj}}}{G_{\text{hpf}}(f_{\text{cnv}})V_{ds-\text{cnv}}}
$$

$$
SNR = \frac{G_{\text{hpf}}(f_{\text{inj}})(|Z_{ds}(f_{\text{inj}})|I_{\text{inj}})}{G_{\text{hpf}}(f_{\text{cnv}})R_{ds}I_{\text{cnv}}}
$$

$$
SNR = 10^{\frac{n}{10}\frac{f_{\text{inj}}}{f_{\text{cnv}}}} \frac{|Z_{ds}(f_{\text{inj}})|I_{\text{inj}}}{R_{ds}I_{\text{cnv}}}. \tag{14}
$$

The SNR can be improved by increasing the injection frequency, injection magnitude, or filter order. While R_{ds} does affect SNR, the impact of small R_{ds} values is limited by the package inductance, which sets a lower bound on the overall impedance, Z_{ds} . Several SNR curves for various values of these parameters are

Fig. 13. Signal-to-noise ratio (SNR) curves show how design parameters affect the signal quality. Increasing the filter order, current injection, and injection frequency each improves the SNR for a given switching frequency. Lower values of *Rds* decrease the SNR but the effect is minimal since the impedance is dominated by the package inductance at the injection frequency.

shown in Fig. 13 to illustrate this design intuition. Curves are computed based on 10 nH package inductance and 2 V V_{ds-cn} .

The proposed measurement circuit, regardless of the design parameters chosen for optimal SNR, has no impact on the operation of the power converter itself. Since the injected current is much higher than the switching frequency, it is well outside the bandwidth of the controller and does not affect stability or control. Since current is injected only when the DUT is conducting, the injected current only flows from drain to source and does not affect the load current or the output voltage. The circuit is also compatible with common protection techniques that use drain-to-source voltage measurement, such as desaturation detectors, as the injected current is well below what would be expected in a short circuit fault. For example, the device we used has a rated current of 30 A, and a properly designed desaturation detector would be used to trigger a fault around 2 times the rated current (60 A), or more [\[29\].](#page-9-0) In comparison, our injected current is 0.5 A, which is less by orders of magnitude. Finally, because there is no Ohmic connection to the gate, there is no impact on the gate driver or associated protection circuitry (e.g., miller-clamps).

V. EXPERIMENTAL RESULTS

Experimental verification of the proposed circuit was performed using an SiC MOSFET controlled by a MAX22701E [\[30\],](#page-10-0) a typical gate driver unit, on the custom-printed circuit board shown in Fig. 14. The HPF is a fifth-order design built from cascaded Sallen–Key R-C filters [\[31\]](#page-10-0) with 1 k Ω and 100 pF passive values resulting in a 1.6 MHz corner frequency. Note that in most applications this provides more attenuation than strictly necessary and could be reduced to a lower order filter while still meeting SNR requirements, as shown in Fig. 13. The waveforms in Fig. 15 show the operation of the current injector and analog circuitry without a load current. The output of the circuit is the steady state voltage of the peak detector v_{pd} , which is directly proportional to Z_{ds} . The transfer function in [\(9\)](#page-4-0) is an ideal relationship that assumes each circuit block in the measurement path has unity gain. Accounting for the frequency-dependent scale factors introduced by each block in the measurement path results in an effective gain of

Fig. 14. Proposed circuit is connected to an SiC MOSFET, and the DUT is connected to a half-bridge to perform in-situ and online measurements.

Fig. 15. Oscilloscope screenshot shows the voltage waveforms of the controlsignal (V_{cnt} —CH4: 1 V/div), the actual device on-state voltage (V_{ds} —CH3: 100 mV/div), HPF output voltage (*V*inj—CH2: 500 mV/div), and output voltage of the PD unit (V_{pd} —CH1: 500 mV/div). When the control signal gets lower than the auxiliary supply level, the injection current starts to flow. The sinusoidal modulation causes a high-frequency AC signal on the on-state voltage. HPF successfully removes the low-frequency components, and PD tracks the peak value.

The terms in this equation can be determined by calibration. Fig. [16](#page-7-0) shows the experimental input/output relationships of each circuit block over a wide range of injection frequencies. All of the relationships are highly linear, which means the effective gain at a particular injection frequency ω_{cnt} is characterized by a single scalar coefficient

$$
|Z_{ds}(\omega_{\rm cnt})| = v_{pd}/\mathbf{G}(\omega_{\rm cnt}). \tag{16}
$$

A. Estimation Error

The injection frequency must be high enough to avoid interference from harmonics of the load current but low enough to avoid attenuation by bandwidth limits of the injection and measurement circuitry. Fig. [17](#page-7-0) shows the experimental accuracy of the circuit across a range of injection frequencies and resistances. The estimation error (ε) , is calculated as

$$
\varepsilon(\%) = \frac{|R_{ds_{\text{estimated}}} - R_{ds_{\text{actual}}}|}{R_{ds_{\text{actual}}}} \times 100. \tag{17}
$$

Fig. 16. Calibration results for all sub-units: injection unit requires a calibration from the control signal (\hat{v}_{cnt}) amplitude to source node voltage of P-MOS (\hat{v}_{ps}) amplitude, subtraction amplifier unit requires a calibration from the actual on-state voltage (\hat{v}_{ds}) to a calculated on-state voltage (\hat{v}_{ds}), HPF unit requires a calibration of the gain, and peak detection unit requires calibration from its output level (v_{pd}) to its input voltage peak level (\hat{v}_{inj}) . (a) Injection unit. (b) Subtraction amplifier. (c) HPF unit. (d) Peak detection unit.

Fig. 17. Estimation error for varying on-state resistance and injection frequency. The healthy device has 120 m Ω resistance. To mimic the increase in the R_{ds-on} (as in aging), the gate-source bias level is adjusted to reach different on-state resistance values. The actual value of the resistance is measured by a source-meter and given on the vertical axis. Then, the R_{ds-on} is estimated by the proposed circuit. Each square shows the estimation error for a pair of resistance and injection frequencies. The results show that the estimation error is below 10% for all frequencies above 1.3 MHz.

All injection frequencies above 1.3 MHz produce less than 10% error across the typical range of R_{ds} in SiC MOSFET's. This error bound assumes the initial on-state resistance [used in [\(11\)\]](#page-4-0) is accurate. This value can be obtained by measuring the DUT prior to use, but using the nominal value provided by the manufacturer eliminates the need for per-device calibration. While the actual initial value may differ from the datasheet, the effect of this error on the measurement result is minimal. Fig. 18 evaluates two cases where the true initial resistance is 20% higher or lower than the nominal value. Estimation results show that the error is bounded by 20% and in fact decreases as the device ages.

Fig. 18. Sensitivity to initial conditions. Any error in the initial *Rds* value has a limited impact on the measurement result, and the effect of this error decreases as the device ages.

Fig. 19. Computing the gain term *G* for [\(11\)](#page-4-0) using end-to-end calibration. Since R_{ds}^2 is directly proportional to V_{nd}^2 , the slope of the least squares fit line is equal to *G*2. For devices with high initial *Rds* values (left), the signal voltages are large enough that the op-amps are essentially ideal and $G \approx (15)$. For much lower values (right), the effective *G* also reflects the nonidealities of the op-amps. In both cases, the high R^2 values indicate the linear model of the circuit is accurate. (a) 120 m Ω device. (b) 20 m Ω device.

As built, when the R_{ds} value is above approximately 50 m Ω , the op-amps can be considered ideal and the effective gain G in [\(11\)](#page-4-0) is accurately described by the analytic expression in [\(15\).](#page-6-0) Smaller R_{ds} values generate low signal levels in the circuit and the op-amp nonidealities cannot be ignored. Rather than deriving a full analytic expression, the gain term can be directly determined from an end-to-end calibration, as shown in Fig. 19. The slope of the best-fit line is the circuit gain. The high R^2 values for both conditions (high and low R_{ds} values) confirm the validity of a linear model for this circuit.

B. Online Measurement

The online performance of the proposed circuit is demonstrated with two different topologies: a double pulse test (DPT) circuit and a buck converter. The DPT is performed in two different configurations to measure the effect of both load current and converter voltage on the R_{ds} estimation. In the first configuration, the converter current is increased from 0 to 10 A by adjusting the DPT voltage. In the second configuration, the converter current is kept below 2.5 A, and the converter voltage is varied from 50 to 500 V. At each voltage and current level, the output value of the proposed circuit is recorded, and the on-state resistance is calculated. The results are presented in Fig. [20.](#page-8-0) The gradual increase in on-state resistance with load current is expected and in agreement with the datasheet. In both sets of measurements, the measurement error is within $\pm 5\%$. Fig. [21](#page-8-0) shows oscilloscope screenshots for DPT configurations at maximum current (left) and voltage (right). These results

Fig. 20. Estimation results of DPT test for varying current and voltage levels. Each test shows an estimation error below $\pm 5\%$.

Fig. 21. Oscilloscope screenshots for two DPTs: CH1 shows the output voltage of the PD unit (V_{pd} —200 mV/div), CH2 shows the HPF output voltage [V_{inj} -500 mV/div for (a) 1 V/div for (b)], CH3 shows the power inductor current $[I_L$ —5 A/div for (a) 1 A/div for (b)], and CH4 shows the control signal (V_{cnt} -1 V/div) for (a), drain-to-source voltage of the DUT (*Vds*—200 V/div) for (b). The left figure shows the captured waveforms for 10 A of load current, and the right figure shows the captured waveforms under 500 V supply level. In consecutive DPT tests, the output voltage of the peak-detection circuit (V_{pd}) is captured while the load current is swept from 1 to 10 A or the supply level is increased from 50 to 500 V. (a) DPT result at 10 A. (b) DPT result at 500 V.

confirm that the output of the measurement circuit, v_{pd} , is unaffected by either converter current or voltage.

The proposed circuit was then used with the same SiC MOSFET in a buck converter to evaluate the measurement accuracy under continuous switching. Oscilloscope waveforms for the significant voltages and currents are shown in Fig. 22. The peak detector (PD) output quickly settles to the same steady state value as the isolated (no load current) setup shown in Fig. [15](#page-6-0) indicating the R_{ds} measurement is unaffected by converter operation. The large triangular current through the inductor, I_L , is an extreme scenario in a typical Buck converter. The typical ripple would be much lower leading to even less harmonic content from the load current and potentially an even higher accuracy result.

The peak detection output is valid after approximately $4 \mu s$, as shown in Fig. 22. This is sufficient for most common topologies and switching frequencies. However, at particularly high switching frequencies or low duty cycles, this settling time can occupy

Fig. 22. Oscilloscope screenshot shows the voltage waveforms of the control signal (V_{cnt} —CH4: 1 V/div), the power inductor current (I_L —CH3: 5 A/div), differential amplifier output voltage (V_{ds}' —CH1: 1 V/div), and output voltage of the PD unit $(V_{pd}$ —CH2: 200 mV/div). The control signal is generated at 2 MHz of injection frequency. The injection is performed only if the DUT is turned on and a control signal is applied. The output value of the PD unit is the same with the no-load case proving the elimination of the converter/load effect.

Fig. 23. Measurement output is valid after the peak detector (PD) settles, which is a function of the injection frequency and PD pole location: (a) shows PD response for various values of these parameters, (b) gives the experimental calibration of the proposed circuit at 5 MHz injection frequency, and (c) shows the measured waveforms confirming a $2 \mu s$ settling time when the injection frequency is 5 MHz. (a) Simulation results. (b) Calibration line at 5 MHz. (c) Experimental result at 5 MHz.

a significant portion of the available injection window (device conduction) and impact the accuracy of the R_{ds} measurement. In these cases, the settling time of the PD can be reduced by increasing both the injection frequency (f_{inj}) and the low pass filter corner frequency (f_p) , as illustrated in Fig 23(a). For example, increasing the injection to 5 MHz and the low pass filter pole to 400 KHz reduces the settling time to 2 μ s. It is important to note that this can be a tradeoff, as increasing the injection frequency may decrease the amplitude of the injected current due to the gain-bandwidth limitation of the injection op-amp.

A final consideration is the circuit's susceptibility to conducted and radiated EMI given the sharp voltage transients in high-frequency switching converters. Such frequency oscillations are clearly visible during the turn-ON and turn-OFFtransients of the DUT in Fig. [21.](#page-8-0) While visually significant these do not affect the accuracy of the measurement since the PD is only sampled during device conduction after the output has stabilized. However, additional care must be taken in more complex converters where switching transients of other components can occur during the conduction period of the DUT. These effects can be minimized using typical EMI mitigation techniques such as choke filters, ESD diodes, and device shielding.

VI. CONCLUSION

This study proposes an in-situ, online R_{ds-on} measurement technique for SiC MOSFETs. The proposed technique does not require any measurement of or synchronization with the load current and is unaffected by the converter voltage. The R_{ds} measurement is experimentally verified to be within $\pm 5\%$ of the true value for the full range of expected resistances. The immunity of the measurement to online conditions is verified with DPT and buck-converter configurations. This measurement circuit provides a flexible in-situ solution for continuously monitoring the health of SiC MOSFETs and therefore helps mitigate the risks of integrating wide bandgap devices into high-power converters.

ACKNOWLEDGMENT

This work is approved for public release with unlimited distribution (DCN 43-10375-22). The authors would like to thank Prof. Woongje Sung and the Sung Research Group from Suny Polytechnic Institute for providing SiC MOSFET samples used in this research.

REFERENCES

- [1] A. Griffo, J. Wang, K. Colombage, and T. Kamel, "Real-time measurement of temperature sensitive electrical parameters in SiC power MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2663–2671, Mar. 2018.
- [2] S. Dusmez, M. Bhardwaj, L. Sun, and B. Akin, "In situ condition monitoring of high-voltage discrete power MOSFET in boost converter through software frequency response analysis," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7693–7702, Dec. 2016.
- [3] S. Pu, F. Yang, B. T. Vankayalapati, E. Ugur, C. Xu, and B. Akin, "A practical on-board SiC MOSFET condition monitoring technique for aging detection," *IEEE Trans. Ind. Appl.*, vol. 56, no. 3, pp. 2828–2839, May/Jun. 2020.
- [4] S. Beczkowski, P. Ghimre, A. R. De Vega, S. Munk-Nielsen, B. Rannestad, and P. Thøgersen, "Online Vce measurement method for wear-out monitoring of high power IGBT modules," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–7.
- R. Gelagaev, P. Jacqmaer, and J. Driesen, "A fast voltage clamp circuit for the accurate measurement of the dynamic ON-resistance of power transistors," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1241–1250, Feb. 2015.
- [6] F. Stella, G. Pellegrino, E. Armando, and D. Dapra, "Online junction temperature estimation of SiC power MOSFETS through on-state voltage mapping," *IEEE Trans. Ind. Appl.*, vol. 54, no. 4, pp. 3453–3462, Jul./Aug. 2018.
- [7] B. Yu, L. Wang, and D. Ahmed, "Drain-source voltage clamp circuit for online accurate ON-State resistance measurement of SiC MOSFETs in DC solid-state power controller," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 331–342, Mar. 2020. [Online]. Available[: https:](https://ieeexplore.ieee.org/document/8907370/) [//ieeexplore.ieee.org/document/8907370/](https://ieeexplore.ieee.org/document/8907370/)
- [8] K. M. Barcon, K. Sharma, M. Nitzsche, and I. Kallfass, "Online monitoring of degradation sensitive electrical parameters in inverter operation for SiC-MOSFETs," in *Proc. Conf. Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2021, pp. 1235–1241.
- [9] A. Parsa Sirat, C. Roy, D. Evans, J. Gafford, and B. Parkhideh, "In-situ ultrafast sensing techniques for prognostics and protection of SiC devices," in *Proc. IEEE 9th Workshop Wide Bandgap Power Devices Appl.*, 2022, pp. 142–147.
- [10] M. Du, J. Xin, H. Wang, and Z. Ouyang, "Aging diagnosis of bond wire using on-state drain-source voltage separation for SiC MOSFET," *IEEE Trans. Device Mater. Rel.*, vol. 21, no. 1, pp. 41–47, Mar. 2021.
- [11] S. Nayak, S. Lodha, and S. Ganguly, "Stress engineering for drive current enhancement in silicon carbide (SiC) power MOSFETs," *IEEE J. Electron Devices Soc.*, vol. 9, pp. 876–880, 2021.
- [12] Z. Chbili et al., "Modeling early breakdown failures of gate oxide in SiC power MOSFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3605–3613, Sep. 2016.
- [13] H. Luo, F. Iannuzzo, N. Baker, F. Blaabjerg, W. Li, and X. He, "Study of current density influence on bond wire degradation rate in SiC MOSFET modules," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1622–1632, Jun. 2020.
- [14] \tilde{Z} . Ni, X. Lyu, O. P. Yadav, B. N. Singh, S. Zheng, and D. Cao, "Overview of real-time lifetime prediction and extension for SiC power converters," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 7765–7794, Aug. 2020.
- [15] X. Ye, C. Chen, Y. Wang, G. Zhai, and G. J. Vachtsevanos, "Online condition monitoring of power MOSFET gate oxide degradation based on miller platform voltage," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4776–4784, Jun. 2017.
- [16] X. Zhong et al., "Bias temperature instability of silicon carbide power MOSFET under AC gate stresses," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 1998–2008, Feb. 2022.
- [17] M. Xie, P. Sun, K. Wang, Q. Luo, and X. Du, "Online gate-oxide degradation monitoring of planar SiC MOSFETs based on gate charge time," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 7333–7343, Jun. 2022.
- [18] G. Rescher, G. Pobegen, T. Aichinger, and T. Grasser, "Preconditioned BTI on 4H-SiC: Proposal for a nearly delay time-independent measurement technique," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1419–1426, Apr. 2018.
- [19] M. Farhadi, F. Yang, S. Pu, B. T. Vankayalapati, and B. Akin, "Temperature-independent gate-oxide degradation monitoring of SiC MOSFETs based on junction capacitances," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 8308–8324, Jul. 2021.
- [20] S. Baba, A. Gieraltowski, M. Jasinski, F. Blaabjerg, A. S. Bahman, and M. Zelechowski, "Active power cycling test bench for SiC power MOSFETs - principles, design, and implementation," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2661–2675, Mar. 2021.
- [21] S. Mocevic, V. Mitrovic, J. Wang, R. Burgos, and D. Boroyevich, "Gatedriver integrated junction temperature estimation of SiC MOSFET modules," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 4965–4980, Oct. 2022.
- [22] Cree, "C3M0120100 K silicon carbide power MOSFET," pp. 1–11, 2020. [Online]. Available: [https://assets.wolfspeed.com/uploads/2020/](https://assets.wolfspeed.com/uploads/2020/12/c3m0120100k.pdf) [12/c3m0120100k.pdf](https://assets.wolfspeed.com/uploads/2020/12/c3m0120100k.pdf)
- [23] H. Hu, Z. Wang, Y. Zhou, D. Zhou, G. Xin, and X. Shi, "Online junction temperature monitoring for discrete SiC MOSFET based on on-state voltage at high temperature," in *Proc. IEEE Transp. Electrific. Conf. Expo.*, 2022, pp. 1–4.
- [24] Y. Avenas, L. Dupont, N. Baker, H. Zara, and F. Barruel, "Condition monitoring: A decade of proposed techniques," *IEEE Ind. Electron. Mag.*, vol. 9, no. 4, pp. 22–36, Dec. 2015.
- [25] M. Pajnić and P. Pejović, "Zero-voltage switching control of an interleaved bi-directional buck-boost converter with variable coupled inductor," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 9562–9572, Oct. 2019.
- [26] X. Huang, F. C. Lee, Q. Li, and W. Du, "High-frequency high-efficiency GaN-based interleaved CRM bidirectional buck/boost converter with inverse coupled inductor," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4343–4352, Jun. 2016.
- [27] \hat{Q} . Zhang, G. Lu, Y. Yang, and P. Zhang, "A high-frequency online junction temperature monitoring method for SiC MOSFETs based on on-state resistance with aging compensation," *IEEE Trans. Ind. Electron.*, vol. 70, no. 7, pp. 7393–7405, Jul. 2023.
- [28] Z. Chen, C. Chen, and A. Q. Huang, "Driver integrated online Rds-on monitoring method for SiC power converters," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2022, pp. 1–7.
- [29] S. Mocevic et al., "Comparison and discussion on shortcircuit protections for silicon-carbide MOSFET modules: Desaturation versus Rogowski switch-current sensor," *IEEE Trans. Ind. Appl.*, vol. 56, no. 3, pp. 2880–2893, May/Jun. 2020.
- [30] Analog Devices, "MAX22700D–MAX22702D MAX22700E – MAX22702E ultra-high CMTI isolated gate drivers," pp. 1–35, 2022. [Online]. Available: [https://www.analog.com/media/en/technical](https://www.analog.com/media/en/technical-documentation/data-sheets/max22700d-max22702e.pdf)[documentation/data-sheets/max22700d-max22702e.pdf](https://www.analog.com/media/en/technical-documentation/data-sheets/max22700d-max22702e.pdf)
- [31] R. P. Sallen and E. L. Key, "A practical method of designing RC active filters," *IRE Trans. Circuit Theory*, vol. 2, no. 1, pp. 74–85, 1955.

Furkan Karakaya (Student Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from Middle East Technical University, Ankara, Turkey, in 2017 and 2020, respectively. He is currently working toward the Ph.D. degree with the Department of Electrical and Computer Engineering, University of Illinois Urbana-Champaign, Champaign, IL, USA.

In 2021, he joined the Power Energy Systems Research Group, Department of Electrical and Computer Engineering, University of Illinois Urbana-

Champaign. His research interests include power electronics, device characterization, applications, and the reliability of wide bandgap transistors.

Mr. Karakaya was awarded a research fellowship from cole Polytechnique Fédérale de Lausanne's POWERlab Research Group during the summer of 2019.

Arijit Banerjee (Senior Member, IEEE) received the B.E. degree from Bengal Engineering and Science University, Howrah, India, in 2005, the M.Tech. degree from the Indian Institute of Technology Kharagpur, Kharagpur, India, in 2007, and the Ph.D. degree from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2016, all in electrical engineering.

He was with the Power Conversion Systems Group, General Electric Global Research Centre, Bengaluru, India, where he worked on monitoring and diagnos-

tics of electromechanical systems using electrical signatures. From 2006 to 2007, he was a Visiting Student with the Institute for Power Electronics and Control of Drives, Technische Universität Darmstadt, Darmstadt, Germany, through a German Academic Exchange Service Fellowship. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, University of Illinois at Urbana–Champaign, Urbana, IL, USA. He holds 18 issued patents. His research interests include analysis, design, control, and diagnostics of electromechanical energy conversion systems.

Dr. Banerjee is a Senior Member of the U.S. National Academy of Inventors and an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRY APPLICA-TIONS.

John S. Donnal (Senior Member, IEEE) received the B.S. degree from Princeton University, Princeton, NJ, USA, in 2007, and the M.S. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2013 and 2016, respectively, all in electrical engineering.

He is an Associate Professor with U.S. Naval Academy, Annapolis, MD, USA. He teaches courses in embedded systems, mechatronics, and computer networks. His research interests include power electronics, nonintrusive load monitoring, and distributed

sensor networks with a particular focus on problems around condition-based maintenance.

Anuj Maheshwari (Student Member, IEEE) received the B.Tech. degree from the Indian Institute of Technology Kharagpur, Kharagpur, India, in 2019. He received the M.S. degree from the University of Illinois at Urbana–Champaign, Urbana, IL, USA, in 2022, where he is currently working toward the Ph.D. degree.

His research focuses on power electronics, specifically on the design and control of resonant converters for electric vehicle battery charging applications.