

Received 19 September 2022, accepted 30 October 2022, date of publication 3 November 2022, date of current version 9 November 2022. *Digital Object Identifier 10.1109/ACCESS.2022.3219056*

RESEARCH ARTICLE

A Compact CMOS Broadband Bidirectional Digital Transceiver Frontend With Capacitor Bank and Transformer Matching Network Reuse

J[E](https://orcid.org/0000-0002-2803-1314)ON[G](https://orcid.org/0000-0002-3852-8164)SEOK LEE®¹, (Student Member, IEEE), DOOHWAN JUNG^{®1}, (Member, IEEE), DAVID MUNZER^{ID[1](https://orcid.org/0000-0002-4059-3731)}, (Student Member, IEEE), AND HUA WANG^{1,2}, (Senior Member, IEEE)
¹School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332, USA

²Department of Information Technology and Electrical Engineering, ETH, 8092 Zürich, Switzerland

Corresponding author: Jeongseok Lee (js4042.lee@gatech.edu)

This work was supported by the Samsung Fellowship Program.

ABSTRACT This article presents a fully integrated bidirectional class-G digital Doherty switched capacitor transmitter (TX) and N-path Quadrature receiver (RX) in CMOS. Through sharing on-chip capacitor banks, typically occupying a major portion of the digital TX or RX chip area, as well as the RF passive matching networks, the overall size can be radically reduced. Moreover, the overall performance could be further improved by eliminating the need for an integrated T/RX switch and its corresponding loss and area overhead. The class-G operation is used within the Doherty TX to increase the output power and backoff efficiency, while the capacitive stacking technique is used in the RX to increase the voltage gain. A transformer network is used to present the optimum impedance for both the parallel Doherty TX and RX mode of operation, as well as the class-G Doherty active load modulation. As a proof-of-concept, the joint bidirectional class-G digital Doherty switched-capacitor TX and N-path Quadrature RX through capacitor bank sharing is implemented in a 45-nm CMOS SOI process. The TX demonstrates a Pout 1dB bandwidth (BW) of 1.6-3.1 GHz, a fractional BW >63%, and peak output power (Pout) of 22.5dBm at 2.4GHz. The peak drain efficiency (DE) of the TX is 49.5% at 1.8GHz and 41.5%/38.7%/31.6%/18.1% for the peak/2.5/6/12dB power back off (PBO) at 2.4GHz. The DE improvement compared to class-B PA is $1.24 \times /1.51 \times /1.72 \times$ at 2.5/6/12dB PBO. The TX is measured using 64-QAM/20MHz modulation without the use of AM-PM pre-distortion or pattern based DPD. It achieves an excellent −27.1dB EVM, −31.31dBc ACLR, 14.6dBm average Pout and 25.8% average DE at 1.6GHz. The RX achieves a noise figure (NF) of 7.6dB at 2.2GHz and a conversion gain of 17dB with a 12 MHz bandwidth. In addition, the proposed RX front-end achieves < −60 dBm LO leakage over the operating frequency range

INDEX TERMS Capacitor stacking, class-G DPA, CMOS, digital front-end, doherty, linearity, N-path filter, polar modulation, power back off, transformer.

I. INTRODUCTION

Spectrally efficient complex modulation schemes are widely employed to support the exponential growth in data traffic. However, this places stringent requirements on the RF electronic frontends, including strict linearity due to high Peakto-Average-Power-Ratio (PAPR). Large PAPR also results

The associate editor coordinating the re[view](https://orcid.org/0000-0002-0615-6546) of this manuscript and approving it for publication was Mauro Fadda⁰.

in reduced energy efficiency for power amplifiers (PA) as the PAs often need to operate at power back-off (PBO) modes. This poses major challenges in traditional analog RF transceiver designs. In parallel, with the technology advance and maturity of electronic frontend at RF frequencies, it is now increasingly important to explore RF transceiver (TRX) frontend solutions with ultra-compactness to support lowcost small form-factor high-volume applications, such as IoT and portable mobile devices. Most existing analog

FIGURE 1. Block diagram of analog transceiver.

TRX systems consist of chains of separate TX/RX functional blocks (Fig.1) with corresponding inter-stage matching/filtering networks to ensure performance, making further area-reduction difficult. In contrast, digital TRXs realize multiple block functionalities within a single block to drastically reduce the overall TRX complexity and overhead. For example, the digital TX contains digital-to-analog converter (DAC), mixer, filters, and the PA all together [1], and thus they offer excellent RF performance within a compact area. In addition, the digital TRX has performance compatible with aggressive CMOS process scaling and supports extensive reconfigurability and wideband operation for multiband multi-standard radios. Therefore, there is recently a surge of interest to explore high-performance digital TRX frontends. Digital PAs (DPAs), a key building block within the digital TX, have been studied extensively [2], [3], [4] and can be broadly divided into two general categories. One is the voltage-mode DPAs such as the switched capacitor PAs (SCPAs), which achieve good linearity and efficiency, but also suffer from limited output power, since their output voltage swing is lower than the supply voltage [5], [6], [7], [8]. An alternative is the current-mode DPA such as the class- D^{-1} , which realizes higher output power as its output voltage swing can exceed its supply voltage, but may exhibit large nonlinearities due to distortion [9], [10], [11], [12], except for some recent designs for AM-PM compensation [13]. Due to the increased PAPR in complex modulation schemes, PAs with PBO efficiency enhancement have become essential to ensure overall high system efficiency [14]. A fully integrated digital Doherty PA was first demonstrated in [15]. Examples include class-G PAs [16], [17], [18] with digital supply modulations, and Doherty PAs [19], [20], [21], [22], [23] and Outphasing PAs [24], [25], [26], [27] with active load modulations. Other solutions include the Sub-Harmonic Switching (SHS) PA [28], [29], [30] and the Switched/Floated Capacitor Power Amplifier (SFCPA) [31], [32] with tri-state floating capacitors. Recent designs also demonstrate hybrid use of voltage- and current-mode PAs in digital Doherty PAs for balanced linearity and efficiency performance [33].

In parallel, Mixer first RX architectures have attracted extensive research focuses as well for wideband, compact, and high dynamic range radios [34], [35], [36]. In particular, the N-path mixer-first receivers are a popular choice due to their inherent capabilities of high linearity, sharp and tunable front-end filtering, and wideband carrier frequencies [37], [38], [39], [40], [41], [42], [43, [44]. The N-path mixer-first RXs also potentially consume low power due to the removal of the LNA and are area efficient due to their inherent reconfigurable bandpass filtering, removing the need for bulky and narrowband SAW filters. Recent designs also show that mixer-first RXs can be extended to wideband high mm-Wave frequencies [45], [46], [47].

While RF digital TRX frontends naturally offer excellent RF performance, reconfigurability, and wideband operations, they commonly rely on architectures based on binary and/or unary arrays of sliced active and passive devices, resulting in a substantial area overhead compared to their analog RF counterparts. For digital TXs, the current-mode digital TXs require a large array of class- D^{-1} RF current sources, while the voltage-mode switched capacitor digital TXs require a large capacitor bank with scaled switches. In both cases, sliced PA arrays require large binary/unary array configurations to ensure high Effective number of bits (ENOB), e.g., 8-bits to 14-bits [48] and high TX dynamic range. Although mixed-signal PAs with hybrid analog/digital configurations substantially reduce the ENOB requirements and achieve super-resolution, they require separate analog paths and are not fully digital in nature [49]. On the other hand, N-path mixer-first RXs require large differential capacitor banks as well, which scale with the quadrature operations and number of N-paths. In summary, although digital RF TRXs merge multiple functional blocks, their practical implementations often exhibit large chip areas fundamentally due to their nature of sliced digitized operations.

In this paper, we propose an compact CMOS broadband bidirectional digital TRX frontend with capacitor bank and transformer matching network reuse. The bidirectional digital TRX functions as a class-G digital Doherty switched-capacitor TX in its TX-mode and an N-Path quadrature differential RX in its RX-mode [50]. To radically save chip area, we exploit extensive sharing of the switched capacitor banks and the TRX-antenna transformer matching networks in the TX- and RX-modes combined with inherent digital TRX configurability. Moreover, the bidirectional digital TRX front-end eliminates the need for an integrated T/RX switch, hence eliminating the area overhead and loss/linearity constraints of the T/RX switch. This paper is organized as follows. We present the proposed bidirectional digital TRX architecture, its operation and theoretical analysis of the digital class-G Doherty switched-capacitor TX in Section II. The detailed circuit implementation is described in Section III. Section IV presents the measurement results and comparison with the state-of-the-art works. Section V concludes this paper.

II. OPERATION OF BIDIRECDTIONAL DIGITAL TRANSCEIVER

Figure 2 shows the architecture of a 2-way digital TX, an N path mixer-first receiver, and the proposed bidirectional

FIGURE 2. (a) A 2-way digital Doherty TX with parallel power combining. (b) An N-path mixer-first RX. (c) Proposed bidirectional digital TRX architecture with capacitor bank and TRX-antenna passive network reuse.

FIGURE 3. TX/RX operation of proposed bidirectional digital TRX frontend.

digital transceiver. The 2-way digital TX can operate as a 2-way digital Doherty TX with parallel power combining. The proposed bidirectional digital TRX merges a 2-way switched capacitor digital TX and an N-path mixer first receiver together through passive reuse. The transformerbased TRX-antenna interface matching network is shared by the TX and RX operations. As on-chip transformer antenna interface matching network is often the most area intensive passive component for RF TRX frontends, this reuse results in a major area saving. In addition, the capacitor banks (C_u) , which often occupy a large chip area of the switched capacitor PA and N-path switched capacitor RX, are now shared between the TX/RX modes in our bidirectional TRX architecture as well. Finally, our proposed TRX architecture eliminates the need for an integrated T/RX switch. This reduces antenna-interface loss/linearity constraints and further saves chip area, which improves the overall TRX system performance, such as NF, output power, linearity, and energy efficiency.

A. DIGITAL TRANSMITTER OPERATION MODE

In the TX mode, the proposed digital TRX frontend consists of two PA paths in a parallel transformer-based power combining. The two PA paths serve as the main and auxiliary (Aux) paths, thus realizing a 2-way parallel Doherty PA configuration [51]. A class-G 2-level supply modulator is added to the 2-way switched-capacitor Doherty PA to boost the backoff efficiency (Fig. 3). The TX mode is divided into two

FIGURE 4. TX operation (a) 12dB PBO (b) 6dB PBO (c) 6dB PBO (d) 2.5dB PBO (e)0dB PBO.

operations, the VDD mode and 2VDD mode, depending on the class-G operation and the output power level. While in TX mode operation, the main path operates exactly the same as class-G operation and the transistors ($M_{17} \sim M_{19}$), which is not related to TX operation in Aux path, are turned off. Thus, it acts identically to class-G operation. The transistor, M_{18} is added to prevent breakdown when the TX operates in 2VDD mode. In this operation, we adopt the natural supply transition class-G architecture [16] to minimize phase discontinuity. The proposed TX operation is the following. As the output power increases, each Main switched capacitor PA cell turns on sequentially until 12dB PBO. When the Main cell path is fully turned on, the Aux cells gradually turn on, which improves the efficiency peak at 6dB due to Doherty load pull operation. After the Main and Aux PAs are fully switched on to VDD mode, the Main PA cells are gradually switched from VDD to 2VDD mode. This improves the efficiency at 2.5dB PBO, and then the Aux PA cells are gradually turned on to 2VDD mode as well. The complete turn on sequence is detailed in Fig. 4 (a)-(c)-(d)-(e). An alternative turn on sequence is the following. All the cells of the Main path are sequentially turned on to VDD mode (up to 12dB PBO) and then sequentially switched to 2VDD mode (up to 6dB PBO). Then, for the Aux cells, we gradually turn them on to VDD (up to 2.5dB PBO) and change them sequentially to 2VDD mode (Fig. 4 (a)-(b)-(d)-(e)). We explain in detail below the differences between the two turn-on sequences and how they work within the proposed structure. The major performance equations *Vout* , *Pout* , *Qload* , η(*DE*) of differential class-G SCPA in Fig.4 are given below [17]:

$$
V_{out} = \frac{2}{\pi} \left[(2m_M + n_M + 2m_A + n_A) Vdd \right],
$$
 (1)

$$
P_{out} = \frac{V_{out}^2}{2R_L} = \frac{1}{R_L} \frac{2}{\pi^2} Vdd^2 (2m_M + n_M + 2m_A + n_A)^2,
$$
\n(2)

$$
Q_{load} = \frac{2\pi fL}{R_L} = \frac{1}{2\pi fCR_L},
$$
\n(3)

$$
\eta = \frac{P_{out}}{P_{out} + P_{cd} + P_{sw}} = \frac{1}{1 + \frac{P_{cd}}{P_{out}} + \frac{P_{sw}}{P_{out}}},\tag{4}
$$

where, m, n, and Q_{load} are the fraction of unit cells operating in 2VDD mode, the fraction of unit cells operating in VDD mode, and the loaded quality factor of the output matching network (OMN), respectively. In addition, the subscripts M and A indicate the Main and Aux path, respectively. The power dissipation of capacitive divider (P_{cd}) and switching loss (*Psw*) are defined as the following [5]:

$$
P_{cd} = [4m_M (1 - m_M) - 4m_M n_M + n_M (1 - n_M) + 4m_A (1 - m_A) - 4m_A n_A + n_A (1 - n_A)]CV_{DD}^2 f,
$$
(5)

$$
P_{sw} = \frac{V_{dd}^2}{2\pi R_{ON}} \frac{f}{f_{SW}} \left(4m_M + n_M + 4m_A + + n_A \right), \tag{6}
$$

When we look at the losses relative to the power delivered to output matching network, it can be seen that *Pcd* of different sequences are the same regardless of the operation sequence but P_{sw} is different according to each sequence following by below equation.

$$
\frac{P_{sw}}{P_{out}} = \frac{\pi}{4} \frac{R_L}{R_{on}} \frac{f}{f_{sw}} \frac{(4m_M + n_M + 4m_A + n_A)}{(2m_M + n_M + 2m_A + n_A)^2},\tag{7}
$$

where, R_{ON} and f denote on-resistance and operating frequency, respectively. Letting $A = \frac{\pi}{4} \frac{R_L}{R_{on}}$ *f* $\frac{f}{f_{sw}}$, the relative switching loss to the power delivered the output matching network at 6 dB Back off depending on the sequence becomes the following:

$$
\frac{P_{sw}}{Pout} (6dB, Fig.4. (b)) = A,
$$
 (8)

$$
\frac{P_{sw}}{Pout} (6dB, Fig.4. (c)) = \frac{1}{2}A,
$$
 (9)

Figure 5 shows the results of the normalized efficiency, load impedance and normalized losses according to sequence (a-b-d-e) and sequence (a-c-d-e) assuming that other losses (insertion loss, conduction loss) are the same. From these

FIGURE 5. Comparison of a conventional SCPA and the class-G turning on sequences of a 2-way Doherty PA ((a)-(b)-(d)-(e), (a)-(c)-(d)-(e) in Fig. 4 in terms of (a) Normalized DE (b) Load impedance (c) Normalized capacitive divider loss (*Pcd*) (d) Normalized switching loss (*PSW*) (*QLoad* = 1, *RON* = 3 ohm, $f_{SW} = 24 \text{ GHz}, f = 2.4 \text{ GHz}.$

FIGURE 6. (a) Overall operation in RX mode of proposed bidirectional TRX and (b) schematic operation of RX mode.

FIGURE 7. Top schematics of proposed architecture.

results, the TX operation uses sequence (a-c-d-e) method in order to have the best PBO efficiency performance.

B. MIXER FIRST RECEIVER OPERATION MODE

The overall operation of the mixer first RX and the equivalent circuit schematic operation are highlighted in Fig. 3. and Fig. 6 (a)-(b). During RX mode operation, VDD is connected to the gate of M_1 (V_{ctl} <1> in Fig. 3) of the Main path, and the Main path is shorted to GND through M_1 , resulting in a low impedance. Since the TX cells are turned off, this is equivalent to the TX operating in the very low power region. Therefore, due to the Doherty operation of the OMN, the impedance presented to the Aux path increases, enhancing OOB linearity and voltage gain. For the Aux path, the transistors associated with TX operation are turned off and floated $(M_{11}-M_{16})$ as detailed in Fig. 3. Therefore, the TX path inherently has minimal impact of the RX operation and hence it is possible to perform RX operation properly without an additional switch in the Main PA path.

In the RX mode, the proposed circuit performs bottom plate sampling to achieve better linearity by reducing the modulated on-resistance [52]. The RX operation in our proposed architecture adopts the capacitive stacking technique to achieve additional voltage gain for enhanced sensitivity [53].

We now detail the conceptual operation of the proposed receiver cell. To ease the analysis, we assume that V_{RF} consists of a single sinusoidal wave input, and we consider the behavior of a bottom plate N-path mixer first receiver with resistor and capacitors as shown in Fig. 6. The switches are ideal and have negligible on resistance. We assume the RC time constant is much larger than the on-time (T_{on}) of the switch. All the switches are driven by 4-phase nonoverlapping 25% duty-cycle clocks provided by a divide-by-2 circuit. As the single-ended RX input is converted to a differential signal at the N-Path mixer through the transformerbased balun, the output is differential quadrature as well. The capacitor, C_{ua}, which is connected to the bottom plate, is connected to the read-out capacitor (C_b) though the switch, M_{18} . After a large number of switching cycles, each capacitor is assumed to have stored the average value of the input signal seen during its ON-time. Applying a 180-degree LO to M_{20} turns on and turns off the M_{17} operating in different phases. Since this structure uses a 4-phase clock for quadrature receiving, we can ensure that the voltage charged to C_{ua} and the voltage charged to C_{ub} are antiphase. Therefore, the read-out capacitor, C_b , can get as much voltage gain as the C_{ua} and C_{ub} combined. The voltage at each C_u is the down-converted baseband voltage stored in the capacitor because $f_{in} = f_{Lo}$. This results in a 6-dB voltage gain occurring similarly at 0°, 90°, and 270°. For these inband signals, the baseband (BB) current is converted to a BB voltage V_{BB} via transimpedance amplifiers (TIAs) [54].

III. PROPOSED BIDIRECTIONAL TRX ARCHITECTURE

Figure 7 shows the top schematic of the proposed bidirectional digital transceiver with single transformer footprint

FIGURE 8. Schematic and layout of (a) Conventional class-G unit cell (b) Proposed digital T/RX class-G unit cell.

parallel Doherty output matching network. This proposed structure consists of a parallel Doherty OMN, a conventional class-G DPA, a newly proposed T/RX class-G PA, Phase modulated (PM) digital TX input driver, RX 4- phase nonoverlapping clock, an 8-bit AM driver and an RX op-amp. In TX mode, the Main and Aux path are controlled by an 8-bit AM code. 1 bit enables the RX mode, and when enabled, all schematics related to TX are disabled as shown in Fig. 3. The proposed transceiver is implemented in 45nm SOI CMOS process with $1.98 \text{mm} \times 2.57 \text{mm}$ chip area (including pads). The IC is wire bonded to a PCB to provide DC and control inputs and the RF is probed.

A. PROPOSED BIDIRECTIONAL T/RX SCHEMATICS

Figure 8 shows schematics and layout in details. Figure 8 (a) shows the schematic and layout of the conventional class-G unit cell. It occupies a total area of $623 \mu m^2$. Within the cell, the capacitor size occupies a high area overhead, accounting for 47% of core area in class-G switched capacitor PA unit cell. Figure 8 (b) shows the schematic and layout of the proposed bidirectional T/RX cell. The value of shared capacitor is the same, and layout is approximately 740μ m² primarily due to the additional required read out capacitor (C_b) for the receiver. By sharing the capacitors that occupy the largest area in the SCPA and N path mixer first receiver, we can add the RX functionality with an additional area overhead of only 19%. In addition, the Aux TX path is extended to share with the RX mode. The Aux TX path is chosen for the TRX sharing because the Doherty Aux path typically has lower impact on the overall TX gain and linearity compared to the Main path [49]. Figure 9 shows the simulated Tx results with conventional class-G structure and

FIGURE 9. Simulated results of proposed T/Rx structure and conventional Tx structure (a) Output power (b) Drain Efficiency (c) AM-PM distortion.

FIGURE 10. (a) 3-D EM model of single footprint transformer (b) Simulated result of passive efficiency.

FIGURE 11. Active load impedance of each operation. (a) RX mode (b) TX mode Less than 12 dB PBO (c) TX mode 12-6 dB PBO (d) TX mode 6-2.5dB PBO (e) TX mode 2.5-0 dB PBO.

newly proposed T/RX class-G structure. As we can see in the Fig. 9, the results of newly proposed T/Rx structure are almost same as conventional class-G.

B. OUTPUT MATCHING NETWORK

The 3-D EM model of the single footprint output network and its simulated passive efficiency according to frequency are shown in Fig. 10. This OMN supports Doherty operation and parallel power combining. The OMN occupies an area of 0.212mm² . It achieves a wide band operation from 1.2GHz to 5GHz with a loss less than 1dB for the band of interest.

VOLUME 10, 2022 117099

Figure 11 shows the output waveforms of the Main and Aux paths when the RX mode and TX mode are enabled for operation, and the corresponding load impedance seen in each path during the operation. Note that there is an inherent tradeoff between the transmitter and receiver. In the RX mode, high input impedance is desired to get better OOB linearity (IIP3) [53]. However, in TX mode, the output impedance should be proposed lower to increase the output power. To meet these requirements, this proposed circuit uses parallel Doherty output matching networks. In RX mode, the Main path is turned off and is low impedance thanks to voltage mode operation [33]. Thus, its impedance is around 50 ohms. For TX mode, each cell turns on gradually according to the required output power, and the turning on sequence follows as analyzed in Section II to get better efficiency in PBO status. Once the Main cell turns on to VDD mode (Fig. 11 (b)), the Aux path also turns on to VDD mode (c) and thus employs Doherty operation and achieves backoff efficiency enhancement. After all the turned-on cells are operating in VDD mode, the Main cells start to turn on to 2 VDD mode (d) and then the Aux cells start to change from VDD to 2VDD mode (e). The active load modulation impedance of each PA path is derived below:

$$
Z_{Main} = R_L \left(\frac{k}{n}\right)^2 \frac{1}{\left(1 + \frac{2m_A + n_A}{2m_M + n_M}\right)},\tag{10}
$$

$$
Z_{Aux} = R_L(\frac{k}{n})^2 \frac{1}{(1 + \frac{2m_m + n_m}{2m_A + n_A})},\tag{11}
$$

where k is the magnetic coupling coefficient of OMN, n is the turn ratio of OMN, m and n are the number of bits turned on power cell of 2VDD and VDD, respectively. The overall active modulation results are shown as Fig. 11.

C. ROUTING LINE FLOORPLAN

Figure 12 shows that the routing line floorplan to the passive network. In TX mode, the Main and Aux path are controlled by an 8-bit AM code. The Main and Aux paths consist of 7-bits. Among them, 6-bits control the number of unit cells in a unary and binary manner and 1-bit controls the supply modulation between 2VDD mode and VDD mode. There is

FIGURE 12. Routing line of main path and Aux path.

1-bit control, Rx-on. When the Rx-on bit is turned on, all the Tx cells are turned off. The Main and Aux cells are distributed symmetrically along the output feeding to minimize phase offsets. Additional minimum sized cells are added in the Aux path to balance the I/Q signals when in RX mode.

IV. MEASUREMENT RESULTS

The bidirectional digital transceiver is implemented in the Global-Foundries 45-nm CMOS SOI process, and the chip photograph is shown in Fig. 13. This is a fully integrated design with two sub-PAs, output passive network, input TX PM driver and AM buffer array, RX mode PM driver and op-amp. The dc supply is 2.2V and 1.1V for the PA and drivers respectfully. The chip is mounted on an FR4 printed circuit board (PCB) and on-wafer probed for the following measurements.

FIGURE 13. Chip photograph.

A. TRANSMITTER CW MEASUREMENT RESULTS

The Figure 14 shows the test setup for CW measurement. The PA is first characterized using continuous wave (CW) signals with a 50 ohms standard load. A CW signal is generated by a signal generator (N5193B) (Keysight), converted to a differential signal by an off-chip balun (Krytar4010180), and fed to the PA differential input. The PA output is moni-

FIGURE 14. TX CW measurement setup.

tored by a power meter (N1913A) to measure Pout and PA efficiency. The AM sequence is controlled using an USB-1024LS with custom LabVIEW code. Figure 15 shows the measured PA output power and the drain efficiency. The measured peak PA P_{out} and Peak/2.5dB/6dB/12dB PBO drain efficiency (DE) are 22.8dBm and 42%/38%/32%/18% at 2.4GHz, respectively. The PBO efficiency enhancement is $1.25 \times 1.51 \times 1.72 \times$ at 2.5/6/12dB PBO respectively compared to a class B PA. The measured peak drain efficiency is 49.5% at 1.8GHz. This design supports wideband operation from 1.8GHz to 3GHz and its fractional bandwidth is 63%.

FIGURE 15. (a) TX output power and drain efficiency (b) PBO efficiency enhancement results.

B. TRANSMITTER MODULATION RESULTS

The PA is then characterized with modulated signals. Highorder modulated signals are generated in advanced design system (ADS) and separated into AM and PM signals for polar operation. The memoryless 1-D AM-AM lookup table (LUT) that can be readily generated is used to control the

TABLE 1. Comparison of state-of-art digital transmitters.

* Unidirectional digital Tx/Rx performance without including the passive loss of the T/R switch
** Estimated from paper

FIGURE 16. TX modulation measurement setup.

desired AM signals. The AM-AM LUT is generated by a pattern generator (Keysight 16822A) for the modulated AM signals. An arbitrary waveform generator (Tektronix AWG7002A) generates the RF PM signals (64-QAM). The output signals from the PA are demodulated by a real-time oscilloscope (Keysight MSO840A) or Spectrum analyzer (Keysight N9040B). A pulse function arbitrary generator (Agilent 81160A) triggers 16822A and AWG7002A to synchronize the AM and PM signals with a fine delay control. We use single-carrier 64-QAM with 20Msym/s for modulation tests. Figure 17 shows the demodulated error vector magnitude (EVM), adjacent channel leakage ratio (ACLR), average output power (P_{avg}), and average $DE(DE_{ave})$ with single-carrier 64-QAM at 1.6GHz, 2.2GHz, 2.4GHz and 3.0GHz. The measured Pout_{ave} value is 14.6 dBm with 25.8 DE_{ave}. The measured EVM is 4.4% , while the ACLR is -32.1/-31.3 dBc at 1.6GHz. Note that no DPD is performed during modulation tests. The TX performance summary of the proposed bidirectional transceiver and the comparison with other state-of-the-art digital transmitters is shown in Table 1. We achieve competitive efficiency, bandwidth, and area with respect to the state of the art while also supporting embedded RX functionality.

FIGURE 17. TX modulation results at 1.6GHz, 2.2GHz, 2.4GHz, and 3.0GHz without any phase compensation.

FIGURE 18. RX CW measurement setup.

C. RECEIVER RESULTS

Figure 18 shows the test setup for RX measurement. A CW signal is generated by a signal generator (N5193B) (Keysight), converted to a differential signal by an off-chip balun (Krytar4010180), and fed to the LO differential input. The input signal is fed to the mixer first receiver and the

FIGURE 19. Measured RX results (a) Conversion gain (b) Bandwidth of conversion gain (c) DSB noise figure (d) S11 (e) OOB-IIP3/IIP2 (f) LO Leakage.

TABLE 2. Comparison of state-of-art N path mixer first receiver.

	This work	RFIC15* Nejdel	ISSCC15* Z.Lin	RFIC 16* Westerveld	TMTT16* Luo	JSSC18* Lien	JSSCC 2020* Purushothaman
Technology	45nm SOI	65nm	65nm	65nm	32nm SOI	45nm SOI	22nm FDSOI
Bidirectional Operation	Yes	No	No	No	No	No	No
Frequency [GHz]	$1.4 - 3.1$	$2 - 3$	$0.1 - 1.5$	$0.03 - 0.3$	$0.4 - 6$	$0.2 - 8$	$0.6 - 1.3$
DC Power [mW]	64 @2.4GHz	$27.4 - 75.4$	11	$43.2 - 46.1$	$81 - 209$	$56 - 296$	$0.4 - 0.78$
Gain [dB]	17	7.5	38	$21 - 36$	11	21	$9 - 14$
IF BW [MHz]	12	$3 - 10$	$\overline{2}$	$2 - 40$	15	10	16
DSB-NF [dB]	$7.6 - 9.5$	$2.5 - 4.5$	2.9	6	$3.6 - 4.9$	$2.3 - 5.4$	$5 - 9$
OOB IIP3 [dBm @ f/BW]	15@10	26 @ 33.3	10 @ 15	41 @ 20	36	39 @ 8	25 @ 10
OOB IIP2 [dBm @ f/BW]	59 @ 10	65 @ 33.3	47 @ 15	90 @ 20	N/A	88 @ 8	66 @ 10
LO Leakage [dBm]	< -60	< -60	N/A	N/A	N/A	< -65	< -70
Supply [V]	1.1	1.2	0.7/1.2	1.2	\overline{c}	1.2.	0.8
Active Area [mm ²]	0.13	$0.23**$	$0.028**$	$0.8**$	0.28	$0.8**$	$0.23**$
Matching Network/Balun	On-Chip	Off-chip	Off-chip	Off-chip	Off-chip	Off-chip	Off-chip

* Unidirectional digital Tx/Rx performance without including the passive loss of the T/R switch

** Estimated from paper

I/Q outputs are used to measured gain. We achieve a conversion gain of 17dB from 1.6GHz to 3.0GHz with 12 MHz bandwidth. RX has a low return loss of <-10 dB across the operational bandwidth, i.e., $F_{LO} = 1.6$ to 3GHz. The OOB IIP3 is −30dB and OOB IIP2 is −59 dB. The proposed front-end achieves <−60 dBm LO leakage across the operation frequency range. Figure 19 shows the RX performance summary of the proposed bidirectional transceiver and the comparison with other state-of-the-art N path mixer first receivers is shown in Table 2. As we can see the results, this proposed architecture is implemented with a small area compared to the state of the art due to the transformer and capacitor reuse.

V. CONCLUSION

This article presents a bidirectional digital transceiver architecture by sharing OMN and capacitor banks. The proposed new architecture exhibits the highest peak DE and a competitive bandwidth. Furthermore, this proposed design supports additional receiver functionality without any performance degradation. To the author's knowledge, this is the first demonstration of a bidirectional digital T/RX sharing a switched capacitor and single transformer matching network. This work also presents the smallest RX core area compared to the reported designs as it shares the capacitors in TX. The potential area savings and performance enhancement of this design makes it a promising candidate for compact formfactor applications.

ACKNOWLEDGMENT

The authors would like to thank Global Foundries for chip MPW fabrication and the members of Georgia Tech GEMS Group and ETH IDEAS Group for valuable technical discussions.

REFERENCES

- [1] S.-M. Yoo, J. S. Walling, E. C. Woo, B. Jann, and D. J. Allstot, ''A switched-capacitor RF power amplifier,'' *IEEE J. Solid State Circuits*, vol. 46, no. 12, pp. 2977–2987, Dec. 2011.
- [2] H. Jin, D. Kim, and B. Kim, ''Efficient digital quadrature transmitter based on IQ cell sharing,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1345–1357, May 2017.
- [3] H. Kobayashi, J. M. Hinrichs, and P. M. Asbeck, ''Current-mode class-D power amplifiers for high-efficiency RF applications,'' *IEEE Trans. Microw. Theory Techn.*, vol. 49, no. 12, pp. 2480–2485, Dec. 2001.
- [4] Z. Bai, A. Azam, D. Johnson, W. Yuan, and J. S. Walling, ''Split-array, C-2C switched-capacitor power amplifiers,'' *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1666–1677, Jun. 2018.
- [5] V. Vorapipat, C. S. Levy, and P. M. Asbeck, ''Voltage mode Doherty power amplifier,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1295–1304, May 2017.
- [6] Z. Bai, A. Azam, and J. S. Walling, ''A frequency tuneable switchedcapacitor PA in 65 nm CMOS,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2019, pp. 295–298.
- [7] W. Yuan, V. Aparin, J. Dunworth, L. Seward, and J. S. Walling, ''A quadrature switched capacitor power amplifier,'' *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1200–1209, May 2016.
- [8] Y. Cho, K. Moon, B. Park, J. Kim, and B. Kim, ''Voltage-combined CMOS Doherty power amplifier based on transformer,'' *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 11, pp. 3612–3622, Sep. 2016.
- [9] D. Chowdhury, S. V. Thyagarajan, L. Ye, E. Alon, and A. M. Niknejad, ''A fully-integrated efficient CMOS inverse class-D power amplifier for digital polar transmitters,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 5, pp. 1113–1122, May 2012.
- [10] S. Hu, S. Kousai, and H. Wang, "2.8 A broadband CMOS digital power amplifier with hybrid class-G Doherty efficiency enhancement,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [11] J. Park, S. Hu, Y. Wang, and H. Wang, "A highly linear dual-band mixed-mode polar power amplifier in CMOS with an ultra-compact output network,'' *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1756–1770, Apr. 2016.
- [12] S. Hu, S. Kousai, J. S. Park, O. L. Chlieh, and H. Wang, ''Design of a transformer-based reconfigurable digital polar Doherty power amplifier fully integrated in bulk CMOS,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1094–1106, May 2015.
- [13] J. S. Park, Y. Wang, S. Pellerano, C. Hull, and H. Wang, ''A CMOS wideband current-mode digital polar power amplifier with built-in AM-PM distortion self-compensation,'' *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 340–356, Feb. 2017.
- [14] H. Wang, P. M. Asbeck, and C. Fager, "Millimeter-wave power amplifier integrated circuits for high dynamic range signals,'' *IEEE J. Microw.*, vol. 1, no. 1, pp. 299–316, Jan. 2021.
- [15] S. Hu, S. Kousai, J. S. Park, O. L. Chlieh, and H. Wang, ''A+ 27.3 dBm transformer-based digital Doherty polar power amplifier fully integrated in bulk CMOS,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2014, pp. 235–238.
- [16] S.-M. Yoo, J. S. Walling, O. Degani, B. Jann, R. Sadhwani, J. C. Rudell, and D. J. Allstot, ''A class-G switched-capacitor RF power amplifier,'' *IEEE J. Solid-State Circuits*, vol. 48, no. 5, pp. 1212–1224, Apr. 2013.
- [17] V. Vorapipat, C. S. Levy, and P. M. Asbeck, "A class-G voltage-mode Doherty power amplifier,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3348–3360, Dec. 2017.
- [18] S.-W. Yoo, S.-C. Hung, and S.-M. Yoo, ''A watt-level quadrature class-G switched-capacitor power amplifier with linearization techniques,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1274–1287, May 2019.
- [19] B. Kim, J. Kim, I. Kim, and J. Cha, ''The Doherty power amplifier,'' *IEEE Microw. Mag.*, vol. 7, no. 5, pp. 42–50, Oct. 2006.
- [20] S.-C. Hung, S.-W. Yoo, and S.-M. Yoo, "A quadrature class-G complexdomain Doherty digital power amplifier,'' *IEEE J. Solid-State Circuits*, vol. 56, no. 7, pp. 2029–2039, Jul. 2020.
- [21] A. Grebennikov and S. Bulja, "High-efficiency Doherty power amplifiers: Historical aspect and modern trends,'' *Proc. IEEE*, vol. 100, no. 12, pp. 3190–3219, Dec. 2012.
- [22] Y. Shen, M. Mehrpoo, M. Hashemi, M. Polushkin, L. Zhou, M. Acar, R. van Leuken, M. S. Alavi, and L. de Vreede, ''A fully-integrated digitalintensive polar Doherty transmitter,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2017, pp. 196–199.
- [23] Y. Yin, L. Xiong, Y. Zhu, B. Chen, H. Min, and H. Xu, ''A compact dual-band digital polar Doherty power amplifier using parallel-combining transformer,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 6, pp. 1575–1585, Jun. 2019.
- [24] I. Hakala, D. K. Choi, L. Gharavi, N. Kajakine, J. Koskela, and R. Kaunisto, ''A 2.14-GHz Chireix outphasing transmitter,'' *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 6, pp. 2129–2138, Jun. 2005.
- [25] Z. Hu, L. C. N. de Vreede, M. S. Alavi, D. A. Calvillo-Cortes, R. B. Staszewski, and S. He, ''A 5.9 GHz RFDAC-based outphasing power amplifier in 40-nm CMOS with 49.2% efficiency and 22.2 dBm power,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, May 2016, pp. 206–209.
- [26] W. Tai, H. Xu, A. Ravi, H. Lakdawala, O. Bochobza-Degani, L. R. Carley, and Y. Palaskas, ''A transformer-combined 31.5 dBm outphasing power amplifier in 45 nm LP CMOS with dynamic power control for backoff power efficiency enhancement,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1646–1658, Jun. 2012.
- [27] P. Godoy, S. Chung, T. Barton, D. Perreault, and J. Dawson, ''A 2.4-GHz, 27-dBm asymmetric multilevel outphasing power amplifier in 65-nm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2372–2384, Oct. 2012.
- [28] A. Zhang and M. S.-W. Chen, "4.1 A watt-level phase-interleaved multisubharmonic switching digital power amplifier achieving 31.4% average drain efficiency,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 74–76.
- [29] A. Zhang, C. Yang, M. Ayesh, and M. S.-W. Chen, ''26.6 A 5-to-6 GHz current-mode subharmonic switching digital power amplifier for enhancing power back-off efficiency,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2021, pp. 364–366.
- [30] A. Zhang and M. S.-W. Chen, "A subharmonic switching digital power amplifier for power back-off efficiency enhancement,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 4, pp. 1017–1028, Apr. 2019.
- [31] B. Yang, H. J. Qian, and X. Luo, ''Quadrature switched/floated capacitor power amplifier with reconfigurable self-coupling canceling transformer for deep back-off efficiency enhancement,'' *IEEE J. Solid-State Circuits*, vol. 56, no. 12, pp. 3715–3727, Dec. 2021.
- [32] B. Yang, H. J. Qian, Y. Shu, J. Zhou, and X. Luo, ''Watt-level triple-mode quadrature SFCPA with 56 peaks for ultra-deep PBO efficiency enhancement using IQ intrinsic interaction and adaptive phase compensation,'' in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2022, pp. 1–2.
- [33] D. Jung, S. Li, J.-S. Park, T.-Y. Huang, H. Zhao, and H. Wang, "A CMOS 1.2-V hybrid current- and voltage-mode three-way digital Doherty PA with built-in phase nonlinearity compensation,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 3, pp. 525–535, Mar. 2019.
- [34] G. Agrawal, S. Aniruddhan, and R. K. Ganti, "A compact mixer-first receiver with >24 dB self-interference cancellation for full-duplex radios,'' *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 12, pp. 1005–1007, Dec. 2016.
- [35] X. He and H. Kundur, ''A compact SAW-less multiband WCDMA/GPS receiver front-end with translational loop for input matching,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 372–374.
- [36] Z. Xu, S. Jiang, Y. Wu, H.-Y. Jian, G. Chu, K. Ku, P. Wang, N. Tran, Q. Gu, M. Z. Lai, and C. Chien, ''A compact dual-band direct-conversion CMOS transceiver for 802.11 a/b/g WLAN,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2005, pp. 98–586.
- [37] C. Andrews and A. C. Molnar, "A passive mixer-first receiver with digitally controlled and widely tunable RF interface,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2696–2708, Dec. 2010.
- [38] Z. Ru, E. A. M. Klumperink, and B. Nauta, "Discrete-time mixing receiver architecture for RF-sampling software-defined radio,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1732–1745, Sep. 2010.
- [39] E. A. M. Klumperink, H. J. Westerveld, and B. Nauta, "N-path filters and mixer-first receivers: A review,'' in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2017, pp. 1–8.
- [40] E. C. Szoka and A. Molnar, "Circuit techniques for enhanced channel selectivity in passive mixer-first receivers,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2018, pp. 292–295.
- [41] B. Cook, A. Berny, S. Lanzisera, A. Molnar, and K. Pister, ''Low-power 2.4-GHz transceiver with passive RX front-end and 400-mV supply,'' *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2757–2766, Dec. 2006.
- [42] S. Lee, D. Jeong, and B. Kim, "Ultralow-power 2.4-GHz receiver with all passive sliding-IF mixer,'' *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 5, pp. 2356–2362, May 2018.
- [43] S. Krishnamurthy and A. M. Niknejad, "Design and analysis of enhanced mixer-first receivers achieving 40-dB/decade RF selectivity,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 5, pp. 1165–1176, May 2019.
- [44] N. Reiskarimian and H. Krishnaswamy, ''Design of all-passive higherorder CMOS N-path filters,'' in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, May 2015, pp. 83–86.
- [45] A. Ahmed, M.-Y. Huang, D. Munzer, and H. Wang, "A 43-97-GHz mixerfirst front-end with quadrature input matching and on-chip image rejection,'' *IEEE J. Solid-State Circuits*, vol. 56, no. 3, pp. 705–714, Mar. 2020.
- [46] M. Haghi Kashani, A. Tarkeshdouz, E. Afshari, and S. Mirabbasi, ''A 53–67 GHz low-noise mixer-first receiver front-end in 65-nm CMOS,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 6, pp. 2051–2063, Jun. 2019.
- [47] L. Iotti, S. Krishnamurthy, G. LaCaille, and A. M. Niknejad, "A lowpower 70–100-GHz mixer-first RX leveraging frequency-translational feedback,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 8, pp. 2043–2054, Aug. 2020.
- [48] K. Khalaf, V. Vidojkovic, K. Vaesen, M. Libois, G. Mangraviti, V. Szortyka, C. Li, B. Verbruggen, M. Ingels, A. Bourdoux, and C. Soens, ''Digitally modulated CMOS polar transmitters for highly-efficient mmwave wireless communication,'' *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1579–1592, Apr. 2016.
- [49] F. Wang, T.-W. Li, S. Hu, and H. Wang, ''A super-resolution mixedsignal Doherty power amplifier for simultaneous linearity and efficiency enhancement,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 12, pp. 3421–3436, Dec. 2019.
- [50] J. Lee, D. Jung, D. Munzer, and H. Wang, ''A compact wideband joint bidirectional class-G digital Doherty switched-capacitor transmitter and Npath quadrature receiver through capacitor bank sharing,'' in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2022, pp. 1–2.
- [51] W. H. Doherty, ''A new high efficiency power amplifier for modulated waves,'' *Proc. IRE*, vol. 24, no. 9, pp. 1163–1182, Nov. 1936.
- [52] Y.-C. Lien, E. A. Klumperink, B. Tenbroek, J. Strange, and B. Nauta, ''High-linearity bottom-plate mixing technique with switch sharing for *N*-path filters/mixers,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 2, pp. 323–335, Nov. 2018.
- [53] V. K. Purushothaman, E. A. M. Klumperink, B. T. Clavera, and B. Nauta, ''A fully passive RF front end with 13-dB gain exploiting implicit capacitive stacking in a bottom-plate N-path filter/mixer,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 5, pp. 1139–1150, May 2019.
- [54] Y.-C. Lien, E. A. M. Klumperink, B. Tenbroek, J. Strange, and B. Nauta, ''Enhanced-selectivity high-linearity low-noise mixer-first receiver with complex pole pair due to capacitive positive feedback,'' *IEEE J. Solid-State Circuits*, vol. 53, no. 5, pp. 1348–1360, May 2018.

JEONGSEOK LEE (Student Member, IEEE) received the B.S. and M.S. degrees in electronic and electrical engineering from Sungkyunkwan University, Suwon, South Korea, in 2007 and 2014, respectively. He is currently pursuing the Ph.D. degree with the Georgia Institute of Technology, Atlanta, GA, USA. He has been an RF/Antenna Design Engineer with the Mobile Communication Division, Samsung Electronics Company Ltd., Suwon, since 2007, where he has

been involved in RF front-end circuits and antennas design for mobile devices. His current research interests include novel RF/mm-Wave integrated circuits/systems and CMOS power amplifier design.

DOOHWAN JUNG (Member, IEEE) received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2011, and the M.S. degree from the University of Michigan, Ann Arbor, MI, USA, in 2013, and the Ph.D. degree from the Georgia Institute of Technology, Atlanta, GA, USA, in 2020. From 2013 to 2015, he worked at Samsung Electronics, Seoul, where he designed PLL. His current research interests include novel RF, mm-wave

integrated circuits, and sensors for biomedical applications. He received the Analog Devices Outstanding Student Designer Award, in 2018, and the CICC Best Student Paper Award, in 2019 (Second Place). His paper was selected for a Technical Tip Sheet at the 2019 VLSI Symposium.

DAVID MUNZER (Student Member, IEEE) received the B.S. degree in electrical and computer engineering (ECE) from the University of Florida, in 2016, and the M.Sc. degree in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 2018, where he is currently pursuing the Ph.D. degree in ECE. His research interests include RF/mm-Wave integrated circuits/systems and VSWR resilient sensors. He was a recipient of the National Defense

Science and Engineering Graduate (NDSEG) Fellowship, in 2019, and the Analog Devices Inc. Outstanding Student Designer Award, in 2021.

HUA WANG (Senior Member, IEEE) received the M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology, Pasadena, in 2007 and 2009, respectively.

He is an Associate Professor at the School of Electrical and Computer Engineering (ECE), Georgia Institute of Technology; and the Director of Georgia Tech Electronics and Micro-System (GEMS) Laboratory. Prior to that, he worked at Intel Corporation and Skyworks Solutions on

mm-Wave integrated circuits and RF front-end modules. He has authored or coauthored over 170 peer-reviewed journal and conference papers. His research interests include innovating analog, mixed-signal, RF, mm-Wave integrated circuits, hybrid systems for wireless communication, sensing, and bioelectronics applications.

Dr. Wang is a Technical Program Committee (TPC) Member of IEEE ISSCC, RFIC, CICC, and BCICTS Conferences. He is also a Steering Committee Member of IEEE RFIC and CICC. He received the DARPA Director's Fellowship Award, in 2020; the DARPA Young Faculty Award, in 2018; the National Science Foundation CAREER Award, in 2015; the Qualcomm Faculty Award, in 2020; the IEEE MTT-S Outstanding Young Engineer Award, in 2017; the Georgia Tech Sigma Xi Young Faculty Award, in 2016; the Georgia Tech ECE Outstanding Junior Faculty Member Award, in 2015; and the Lockheed Dean's Excellence in Teaching Award, in 2015. He held the Demetrius T. Paris Professorship, from 2014 to 2018. His GEMS Research Group has won multiple Academic Awards and Best Paper Awards, including the 2019 Marconi Society Paul Baran Young Scholar, the IEEE RFIC Best Student Paper Awards (1st Place in 2014 and 2nd Place in 2016 and 2018), the IEEE CICC Outstanding Student Paper Awards (2015, 2018, and 2019), the IEEE CICC Best Conference Paper Award (2017), the 2016 *IEEE Microwave Magazine* Best Paper Award, and the IEEE SENSORS Best Live Demo Award (2nd Place in 2016). He is the Conference Chair of CICC 2019 and Conference General Chair of CICC 2020. He serves as the Chair for the Atlanta's IEEE CAS/SSCS joint chapter that won the IEEE SSCS Outstanding Chapter Award, in 2014. He is a Distinguished Lecturer (DL) for the IEEE Solid-State Circuits Society (SSCS) for the term of 2018–2019.