

Received 19 September 2022, accepted 8 October 2022, date of publication 12 October 2022, date of current version 17 October 2022. *Digital Object Identifier 10.1109/ACCESS.2022.3213828*

# **RESEARCH ARTICLE**

# A 6.3-ppm/◦C, 100-nA Current Reference With Active Trimming in 28-nm Bulk CMOS Technology

ANDREA BALLO<sup>®</sup>[,](https://orcid.org/0000-0002-5707-9683) (Me[mbe](https://orcid.org/0000-0002-7492-6653)r, IEEE), ALFIO DARIO GRASSO<sup>®</sup>, (Senior Member, IEEE), AND MARCO PRIVITERA<sup>®</sup>, (Member, IEEE)

Dipartimento di Ingegneria Elettrica Elettronica e Informatica, University of Catania, 95125 Catania, Italy

Corresponding author: Alfio Dario Grasso (agrasso@dieei.unict.it)

This work was supported by the Brain28nm Project (Prot.20177MEZ7T)-Italian Minister of University and Research, and in part by the Piano di incentivi per la ricerca di Ateneo 2020/2022 (Pia.ce.ri) Linea 2-D through University of Catania.

**ABSTRACT** This paper introduces a current reference based on  $\Delta V_{GS}$  generation principle and adopts integrated poly-p+ resistors and a nW-power OTA to reduce the line sensitivity. Implemented in a 28-nm standard CMOS technology, the circuit provides a nominal current equal to 100nA and operates down to 0.6 V with a line sensitivity equal to  $1.2\%$ /V in the range [0.8-1.8] V and a temperature coefficient equal to 6.3 ppm/◦C in the range [10-90]◦C. Comparison with the state-of-the-art confirms the validity of the proposed solution and its suitability to be exploited in ultra-low-power and area-constrained applications.

**INDEX TERMS** Current reference, low voltage, low power, area-efficient, Internet of Things, sensor nodes, implanted biomedical devices.

#### **NOMENCLATURE**

 $q = 1.602 \cdot 10^{-19}$  C, elementary charge of electrons.  $k_B$  = 1.38·10<sup>-23</sup> J/K, Boltzman constant.

- $I_D$  = drain current.
- $S_i$  =  $W_i/L_i$  aspect ratio of the *i*-th transistor.
- $\mu$  = mobility of carriers in the channel.
- $V_{TH}$  = threshold voltage.
- $K_T$  = temperature coefficient for threshold voltage.
- $b_R$  = 1<sup>st</sup>-order temperature coefficient of resistors.
- $c_R$  =  $2^{nd}$ -order temperature coefficient of resistors.  $\beta_R$  =  $b_R/R$  relative temperature coefficient of
- resistors.
- $V_T = k_B T / q$ , thermal voltage.
- $T_0$  = room temperature, T = 300 K.
- $\epsilon_{OX}$  = electrical permittivity of the oxide, SiO<sub>2</sub>.
- $t_{OX}$  = thickness of the oxide.
- $C_{OX} = \epsilon_{OX}/t_{OX}$ , gate-oxide specific capacitance.
- $N_{CH}$  = channel doping concentration.
- $n_i$  = intrinsic carrier concentration.
- $N_C$  = density of state in the conduction band at  $T = 300 K$ .

The associate editor coordinating the review of this manuscript and [a](https://orcid.org/0000-0002-4647-0425)pproving it for publication was Venkata Rajesh Pamula ...

 $N_V$  = density of state in the valence band at  $T = 300 K.$ 

 $E_g$  = energy band-gap of silicon.

 $n = 1 + C_d/C_{OX}$  sub-threshold slope factor.

# **I. INTRODUCTION**

The last decade technological improvements in the fabrication of nanometer-scale integrated active devices is doubtless the key factor that has given birth to the paradigm of the Internet-of-Things (IoT). The reduction of cost per transistors has paved the way, for sub-mm<sup>2</sup> electronic devices, to their pervasive use in smartphones, cars, houses, industrial tools and, more recently, implantable medical devices (IMDs) [1], [2], [3].

These lasts, more specifically than the others, are dominated by low invasiveness as main feature. Since most of the area of an electronic device is occupied by its battery, the always growing demand of battery-less and energyautonomous IoT nodes has led to the concept of Energy Harvesting for IMDs [3], [4]. This concept is intended as the ability of scavenge energy from the external environment (i.e., light, heat and vibrations) and/or from externally coupled energy sources as electromagnetic fields or acoustic ultrasonic pressure waves [3]. In addition, being the harvested

energy limited in terms of power density and being the maximum overall power budget lower than few mW, the ultralow power (ULP) consumption (i.e.,  $\mu$ W or, better, nW-power level [5], [6], [7], [8]) is the second key-factor that enables to disseminate complex electronic systems in human bodies.

The ability to collect data and measurements of vital signs with long-term monitoring wireless sensors networks (WSNs) in implanted or wearable devices requires high accuracy in both analog and digital circuits against variations of temperature and supply voltages [9], [10]. Current references (CRs) ([11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32], [33], [34]) belong to these high-precision analog circuits and are mainly adopted for digital-to-analog converters (DACs) ([35], [36]), currentstarved ring-oscillators (CSROs) ([37], [38], [39]), biasing block for amplifiers and filters ([40], [41], [42], [43], [44]), current-mode analog-to-digital converters (ADCs) ([45], [46]) and, more recently, they have been adopted to control the output voltage of integrated DC/DC converters (i.e., charge-pumps [47]) or as auxiliary circuits in communication sub-systems (i.e., BPSK demodulators [48], [49]).

Similarly to the review in [34], it is possible to classify the literature on the generation of constant-with-temperature (CWT) currents into four categories:

- 1) β*-multipliers*: starting from the results of the Widlar current generator reported in [50], it is possible to divide a proportional-to-absolute-temperature (PTAT) voltage with a poly resistance with the same temperature coefficient (TC), obtaining thus a CWT current as in [11], [16], [20], [21], [22], [23], [25], [26], [28], and [30].
- 2) *ZTC*: since all the transistors show a zero-temperaturecoefficient (ZTC) gate-to-source voltage bias point, these temperature unsensitive currents are generate through a  $V_{GS}(T)$ . Indeed, when working in strong-inversion transistors a slightly PTAT bias is required to obtain a ZTC-working transistor, while when in weak-inversion, a complementary-to-absolutetemperature (CTAT) bias point is needed for the same purpose [13], [17], [18], [51]. Also 2T-based current reference belong to this methods, since they generate CTAT (or PTAT) bias voltage by exploiting the 2T-voltage reference structure [29], [33].
- 3) *PTAT+CTAT*: they exploit the weighted sum between PTAT and CTAT current generators. The principle of the PTAT generation relies on  $\Delta V_{BE}/R$  (using BJTs); on the other hand, the CTAT temperature dependency is obtained by using the ratio between  $\Delta V_{GS}$  (or a  $V_{BE}$ of a BJT) of NMOS transistors and a resistor [12], [14], [15], [19], [24], [27], [31], [32].

This work aims to present a novel current reference implemented in the 28-nm Bulk CMOS technology provided by TSMC. It is based on  $\Delta V_{GS}$  generation principle and adopts integrated poly-p+ resistors and a nW-power, self-biased, single-stage OTA to reduce the line sensitivity of the circuit

that provides a reference current,  $I_{REF} = 100$  nA. Moreover, it is well-suitable to work down-to 0.6-V supply voltage, revealing very-low TC comparable to that of a Bandgap Current reference (BGCR), while the overall power consumption can be reduced down to  $180 \text{ nW}$ , when  $V_{DD} = 0.6 \text{ V}$  and  $230 \text{ nW}$  with  $V_{DD} = 0.8 \text{ V}$ . Furthermore, an active trimming network is added to reduce the PVT variation and compensate for the TC in all the five simulated process corners.

The current reference is designed for an implanted biomedical device, where the average operating temperature is [20-50]<sup>°</sup>C. However, it is capable of working with better performance as compared to the state-of-the-art in the range [0-100]◦C. The paper is organized as follows. Section II illustrates the working principle of the proposed current reference. Section III explains the proposed current reference with the active trimming network, while Section IV reports the layout and the post-layout simulations of the circuit. Section V presents the comparison of the proposed CR with the previous arts and, finally, in Section VI concluding remarks and comments are reported.



<span id="page-1-0"></span>**FIGURE 1.** Threshold voltage of SVT09 thin-oxide n-type transistors operating in sub-threshold region with fixed aspect ratios,  $S_N = 10$ . The Figure refers to a 28-nm Bulk CMOS technology provided by TSMC and adopted in this work.

#### **II. WORKING PRINCIPLE**

# A. BEHAVIOUR OF V<sub>TH</sub> IN SUB-THRESHOLD SHORT-CHANNEL DEVICES

The working principle of the proposed CMOS CR and its temperature stability is explained starting from two main considerations on the variations of the threshold voltage of transistors and with the support of Fig. [1,](#page-1-0) where the threshold voltage variation of thin-oxide n-type transistors operating in sub-threshold region is reported. The first variation relies on *VTH* vs. temperature, when transistors work in sub-threshold region. Indeed, as explained in [13] and [52], the behaviour of *VTH* as function of the temperature is identified and

approximated with the following linear equation

$$
V_{TH}(T) = V_{TH0} - K_T \Delta T \tag{1}
$$

where  $V_{TH0}$  is the threshold voltage at room temperature and  $K_T$  is positive when working in sub-threshold region, as reported in Fig. [1.](#page-1-0) Furthermore, as it can be observed in Fig. [1,](#page-1-0) while varying the channel lengths of n-type SVT09 transistors, the decreasing slopes of the curves remain almost equal each other and about  $K_T \approx 446 \,\mu\text{V} / \text{°C}$ . In addition, after having defined the sub-threshold slope factor  $n =$  $1 + C_d/C_{OX}$ , it is possible to give out the equation for the

<span id="page-2-0"></span>temperature coefficient of 
$$
V_{TH}
$$
 as [53]  
\n
$$
K_T = -(2n-1)\frac{k_B}{T} \left[ \ln \left( \frac{\sqrt{N_c N_V}}{N_{CH}} \right) + \frac{3}{2} \right] + \frac{n-1}{q} \frac{dE_g}{dT}
$$
\n(2)

From Eq. [\(2\)](#page-2-0), is observed that  $K_T$  just depends on the process and does not present any significant process variations.

On the other hand, the second variation of the threshold voltage of the transistors is experimentally observed by simulation results in Fig. [1](#page-1-0) and Fig. [2;](#page-2-1) indeed, while increasing the channel length of short-channel NMOS devices, *L<sup>N</sup>* , the value of *VTHN* increases too. In conclusion, it is possible to exploit this last dependency of  $V_{TH}$  on the channel length without using devices with different threshold voltages as in Fig. [2](#page-2-1) and as adopted by [18], [20], [22], [29], [32], [33]. This last design option leads, as main counterpart, to a more complex layout, to an increase in the number of photo-lithographic masks required for the realization and an increase to the overall cost of the chip.



<span id="page-2-1"></span>**FIGURE 2.** Threshold voltages of different n-type thin-oxide transistors vs. normalized channel lengths,  $L_N / L_{min}$ , where  $L_{min} = 30$  nm and  $W_N = 10 \ \mu m$ . The figure refers to a 28-nm Bulk CMOS technology provided by TSMC and adopted in this work.

B. SIMPLIFIED CIRCUIT CONFIGURATION AND ANALYSIS The simplified circuit for the proposed CR is shown in Fig. [3.](#page-2-2) It is a 4-transistors (4T),  $\Delta V_{GS}$ -based, sub-threshold and



<span id="page-2-2"></span>**FIGURE 3.** Simplified schematic of the proposed CR.

self-biased current reference, as the one proposed by [22] with the main difference, for the simplified schematic, of the use of the same type of transistors for  $M_1$  and  $M_2$ .

The circuit is essentially made-up by a PMOS current mirror, with thick-oxide (SVT18) transistors, *M*<sup>3</sup> and *M*4. The analysis of the CR is based on the Kirchhoff's Voltage Law (KVL) inside of the loop made by  $R_1$ ,  $V_{GS2}$  and  $V_X$ . Indeed, by using KVL it is possible to carry-out the following equation

<span id="page-2-5"></span>
$$
V_{R1} = R_1 I_{REF} = V_{GS1} - V_{GS2}
$$
 (3)

Suppose that both  $M_1$  and  $M_2$  are working in sub-threshold region and that their drain currents are given by

<span id="page-2-3"></span>
$$
I_{D1} = I_{D0} S_1 e^{\left(\frac{V_{GS1} - V_{TH1}}{nV_T}\right)} \left[1 - e^{\left(-\frac{V_{DS1}}{V_T}\right)}\right]
$$
(4a)

$$
I_{D1} = I_{D0} S_2 e^{\left(\frac{V_{GS2} - V_{TH2}}{nV_T}\right)} \left[1 - e^{\left(-\frac{V_{DS2}}{V_T}\right)}\right]
$$
 (4b)

where  $I_{D0} = \mu_n C_{OX} (n-1) V_T^2$ . Moreover, by supposing that  $V_{DS1} = V_X > 4V_T$  and  $V_{DS2} > 4V_T$  it is possible to simplify the previous equations neglecting the channel length modulation effect as follows

<span id="page-2-4"></span>
$$
I_{D1} \approx I_{D0} S_1 e^{\left(\frac{V_{GS1} - V_{TH1}}{nV_T}\right)} \tag{5a}
$$

$$
I_{D1} \approx I_{D0} S_2 e^{\left(\frac{V_{GS2} - V_{TH2}}{nV_T}\right)} \tag{5b}
$$

In addition, taking into account that both  $M_1$  and  $M_2$  are implemented using the same type of transistors (SVT09), it was supposed, in Eq.[\(4a\)](#page-2-3) and Eq.[\(5a\)](#page-2-4), that  $n_1 = n_2 = n$ and  $C_{OX1} = C_{OX2} = C_{OX}$ .

By solving Eq. [\(5a\)](#page-2-4) and Eq. [\(5b\)](#page-2-4) for the gate-source voltages of  $M_1$  and  $M_2$  and substituting these in Eq. [\(3\)](#page-2-5) it is found out that

<span id="page-2-6"></span>
$$
I_{REF} = \frac{1}{R_1} \left[ (V_{TH1} - V_{TH2}) + nV_T \ln \left( \frac{S_2}{S_1} \cdot \frac{S_3}{S_4} \right) \right] \tag{6}
$$

Since  $M_1$  and  $M_2$  are selected of the same type of transistors (SVT09), in order to obtain a positive quantity for  $V_{TH1}$  – *V*<sub>*TH*2</sub>, to simplify Eq. [\(6\)](#page-2-6), it was chosen  $S_1 = W_1/L_1$  =  $\frac{\alpha \cdot W_2}{\alpha \cdot L_2} = S_2$ , with  $\alpha$  a positive multiplicative factor. As a result,  $\tilde{Eq.} (6)$  $\tilde{Eq.} (6)$  becomes the following

<span id="page-3-2"></span>
$$
I_{REF} = \frac{1}{R_1} \left[ (V_{TH1} - V_{TH2}) + nV_T \ln \left( \frac{S_3}{S_4} \right) \right] \tag{7}
$$

where *IREF* just depends on design choices as the value of the resistance,  $R_1$ , the difference  $V_{TH1} - V_{TH2}$  and the ratio *S*3/*S*4. Moreover, it is important to underline that also the integrated resistor,  $R_1$ , varies with temperature with the following expression

<span id="page-3-0"></span>
$$
R_1(T) = R_{10} + b_R T + c_R T^2
$$
 (8)

where  $R_{10}$  is the value of  $R_1$  at  $T = 0$  K and  $b_R$  and  $c_R$  are positive coefficients. In addition, for a sake of conciseness, it is possible to neglect the  $2^{nd}$ -order term in Eq. [\(8\)](#page-3-0), leading to a 1*st*-order linear approximation.

The temperature stability of a CR is measured by its temperature coefficient, *TC* with the equation

$$
TC = \frac{1}{I_{REF}} \cdot \frac{\partial I_{REF}(T)}{\partial T} = \frac{1}{I_{REF}} \frac{I_{REF,max} - I_{REF,min}}{\Delta T}
$$
(9)

where *IREF* is the nominal value of the DC reference current at *T*0, while *IREF*,*max* and *IREF*,*min* are the maximum and the minimum value, respectively, of the reference current within the temperature range,  $\Delta T$ . Then, by using the following equation is possible to carry-out the minimum value for TC

<span id="page-3-1"></span>
$$
\frac{\partial I_{REF}(T)}{\partial T} = 0\tag{10}
$$

While  $R_1$  and  $V_{TH1} - V_{TH2}$  are chosen to obtain the desired nominal value of *IREF* , on the other hand, by applying the definition of Eq. [\(10\)](#page-3-1) to Eq. [\(7\)](#page-3-2), it is possible to find out the optimum ratio,  $(S_3/S_4)_{opt}$ , to minimize the TC. The math passages are here summarized

<span id="page-3-3"></span>
$$
\frac{\partial V_{R1}(T)}{\partial T} \cdot R_1 - \frac{\partial R_1(T)}{\partial T} \cdot V_{R1} = 0
$$

$$
\left[\Delta K_{T2,1} + n\frac{k_B}{q} \ln\left(\frac{S_3}{S_4}\right)\right] \cdot R_1 - (V_{R1} \cdot b_R) = 0 \quad (11)
$$

where  $\Delta K_{T2,1} = K_{T2} - K_{T1}$  (for a sake of brevity) and  $V_{R1}$ is derived out from Eq. [\(3\)](#page-2-5) and Eq. [\(7\)](#page-3-2). By expanding the intermediate passages reported in Eq. [\(11\)](#page-3-3) it results that

<span id="page-3-4"></span>
$$
\left(\frac{S_3}{S_4}\right)_{opt} = \exp\left[\frac{q}{nk_B} \left(\frac{\beta_R \Delta V_{TH1,2} - \Delta K_{T2,1}}{1 - \beta_R T_0}\right)\right]
$$
(12)

where, for a sake of conciseness, it was indicated  $\Delta V_{TH1,2} =$  $V_{TH1} - V_{TH2}$ . In a more intuitive way, Eq. [\(7\)](#page-3-2) suggests that an increase in  $\Delta V_{TH1,2}$  leads to an increase in the CTAT behaviour of the CR, while an increase in the ratio *S*3/*S*<sup>4</sup> increases the PTAT component of *IREF* . Furthermore, as can be appreciated from Fig. [1,](#page-1-0)  $\Delta K_{T2,1} = K_{T2} - K_{T1}$ could be neglected in Eq. [\(12\)](#page-3-4) when using the same type of transistors for both  $M_1$  and  $M_2$ . Finally, by substituting

the result of Eq.  $(12)$  into Eq.  $(7)$  is found out the optimum nominal value of the reference current, *IREF*,*opt* that minimize the *TC*

<span id="page-3-5"></span>
$$
I_{REF,opt} = \frac{1}{R_1} \left[ \Delta V_{TH1,2} + T_0 \left( \frac{\beta_R \Delta V_{TH1,2} - \Delta K_{T2,1}}{1 - \beta_R T_0} \right) \right]
$$
(13)

Moreover, by evaluating  $\beta_R T_0 \ll 1$  and  $\Delta K_{T2,1} \simeq 0$ , Eq. [\(13\)](#page-3-5) is approximated as follows

$$
I_{REF,opt} \approx \frac{\Delta V_{TH1,2}}{R_1} \tag{14}
$$



<span id="page-3-7"></span>**FIGURE 4.** Normalized I<sub>REF</sub> vs. V<sub>DD</sub> for the simulated simplified schematic of the proposed CR in Fig. [3](#page-2-2) and the ideal case.

#### C. LINE SENSITIVITY

The Line Sensitivity (LS) quantifies the static sensitivity of the output on the DC variations of the power supply line voltage, namely *VDD*. The equation that allows to evaluate the LS is the following

$$
LS = \frac{1}{I_{REF}} \frac{\partial I_{REF}}{\partial V_{DD}} = \frac{1}{I_{REF}} \frac{I_{REF,max} - I_{REF,min}}{V_{DD,max} - V_{DD,min}}
$$
(15)

This quantity is a useful tool for characterizing the robustness of the CR in the presence of variations of *VDD* as in the case battery discharge or various regulated power supply voltages ( $V_{DD,L}$  and  $V_{DD,H}$ ) inside the same SoC [54]. Since, the reference current in the simplified CR in Fig. [3](#page-2-2) depends on the current ratio of  $I_{D3}/I_{D4}$  provided by the linear current mirror  $M_3$ - $M_4$ , it is important to investigate on this ratio when varying  $V_{DD}$ .

<span id="page-3-6"></span>
$$
\frac{I_{D3}}{I_{D4}} = \frac{S_3}{S_4} \cdot \frac{\left[1 - \exp\left(-\frac{V_{SD3}}{V_T}\right)\right]}{\left[1 - \exp\left(-\frac{V_{SD4}}{V_T}\right)\right]}
$$

$$
= \frac{S_3}{S_4} \cdot \frac{\left[1 - \exp\left(\frac{V_X - V_{DD}}{V_T}\right)\right]}{\left[1 - \exp\left(\frac{V_Y - V_{DD}}{V_T}\right)\right]}
$$

$$
= \frac{S_3}{S_4} \cdot \frac{\left[\exp\left(\frac{V_X - V_{DD}}{V_T}\right) - 1\right]}{\left[\exp\left(\frac{V_Y - V_{DD}}{V_T}\right) - 1\right]}
$$
(16)

Since  $V_{X,Y}$  <  $V_{DD}$  it is possible to approximate Eq. [\(16\)](#page-3-6) as follows

<span id="page-4-0"></span>
$$
\frac{I_{D3}}{I_{D4}} \approx \frac{S_3}{S_4} \cdot \frac{V_X - V_{DD}}{V_Y - V_{DD}}\tag{17}
$$

From Eq. [\(17\)](#page-4-0) is possible to understand that just if  $V_X = V_Y$  it is true that  $I_{D3}/I_{D4} = S_3/S_4$ ; otherwise, this above mentioned current ratio will vary with *VDD* as reported in Fig. [4](#page-3-7) with the red curve. Indeed, while  $V_{DD}$  increases, the drain current of  $M_3$  increases too, leading to an increase of  $V_{GS1} = V_X$ , but also *IREF* increases lowering the voltage on node *V<sup>Y</sup>* .

#### **III. THE ACTIVE TRIMMING NETWORK**

The schematic in Fig. [5](#page-4-1) shows the complete circuit of the proposed CR without the trimming network. It takes into account the advantages of the solution depicted with Fig. [3](#page-2-2) in the previous section with the addition of a self-biased singlestage OTA (shown in Fig. [6\)](#page-4-2) to improved the line sensitivity and a start-up circuit to avoid any zero bias point. The used technology is the 28-nm Bulk CMOS provided by TSMC and the simulation environment is Cadence Virtuoso.

The nominal value of the reference current is set equal to *I<sub>REF</sub>* = 100 nA. It was realized making a  $\Delta V_{TH1,2}$  ∼ 18 mV drops on a nominal  $R_1 = 180 k\Omega$ . This last integrated resistor was realized in poly-p+ and presents a specific resistance-over-square equals to  $R_s = 576 \Omega / \square$ , while  $\beta_R \approx$ 0.0275 %/°C. The theoretical value for  $(S_3/S_4)_{th}$  kept from Eq. [\(12\)](#page-3-4) was about 1.1, while the simulated one is  $(S_3/S_4)_{s}$ 1.185. The other components' values are summarized in Tab. [2.](#page-5-0)



<span id="page-4-1"></span>**FIGURE 5.** Complete schematic of the proposed CR.

The addition of the OTA provides a negative feedback control on the voltage  $V_G$  and allows keeping  $V_X = V_Y \simeq$ 330  $mV$  whatever it will be the variation on  $V_{DD}$ . Moreover, since it does not require any stringent specification in terms



<span id="page-4-2"></span>**FIGURE 6.** Single-stage OTA for the CR in Fig. [5.](#page-4-1) NMOS Bulks are connected to GND node and PMOS Bulks to  $V_{DD}$ .



**FIGURE 7.** Open-Loop Gain and Phase AC simulation results for the self-biased single-stage OTA in Fig. [5](#page-4-1) and Fig. [6,](#page-4-2) with  $I_{BIAS} = 10$  nA and  $C_1 = 1.5$  pF.

of bandwidth and gain, it was implemented with a simple differential pair, as shown in Fig. [6.](#page-4-2) The OTA is biased by the reference current itself, by exploiting transistor  $M_7$  and the 1:8 current mirror made up by  $M_8$ - $M_9$ , leading to a static current consumption of about  $I_{DD,OTA} = 90$  nA. The transconductance efficiency  $g_m/I_D \sim 29 V^{-1}$  since all the transistors are working in weak-inversion region. Finally, a MOM-capacitor,  $C_1 = 1.5$  pF, was added on the output node, *VG*, to provide stability to the entire CR. The AC simulations results show a DC open-loop gain,  $A_V \sim 30 \text{ dB}$ and a bandwidth  $f_{GBW} \sim 120 \, kHz$ .

Corner analysis reported in Fig. [8](#page-5-1) and Tab. [1](#page-5-2) shows that without any trimming sub-circuit the variations around the reference current are in the order of  $\pm 40\%$ . Although this high inaccuracy, the minimum TC results about 10-50 ppm/ $\rm ^{\circ}C$  for  $V_{DD} \sim 0.8 \,\rm V$  in the temperature range  $T \in [0 - 100]$  °C.

**TABLE 1.** Summarizing Table for pre-layout simulation of the proposed CR without the trimming network.

<span id="page-5-2"></span>



<span id="page-5-1"></span>**FIGURE 8.**  $I_{REF}$  vs  $V_{DD}$  on the right and TC vs  $V_{DD}$  on the left for the untrimmed CR shown in Fig. [5.](#page-4-1)



<span id="page-5-3"></span>**FIGURE 9.** Trimming network for the proposed CR in Fig. [5.](#page-4-1) a) Correction of the nominal value of  $I_{REF}$ ; b) Correction of the TC.

The schematic shown in Fig. [9a](#page-5-3)) and b) depicts the adopted trimming network for the proposed CR. The sub-circuit in Fig. [9a](#page-5-3)) allows to reduce the variations of the nominal value of *IREF* under the simulated corners. Indeed, by using NMOS switches  $(M_{B0} \ldots M_{B3})$  it modifies the value of the resistance  $R_1$  by properly adding series integrated poly-p+ resistances as a function of the measured corner (e.g., in the SS corner,

all the switches are closed, in the FF corner, all the switches are open). It is also worth noticing that ON-resistances of switches,  $R_{ON}$ , have been taken into account. On the other side, the sub-circuit in Fig. [9b](#page-5-3)) compensates for the TC by properly modifying the ratio *S*3/*S*<sup>4</sup> (see Eq. [\(12\)](#page-3-4)). After post-layout simulations, it was found out that just two bits are required for this purpose. When  $B_{4(5)}$  is high  $(B_{4(5)})$  is low), *M*3*A*(3*B*) is connected in parallel with *M*<sup>3</sup> increasing its aspect ratio; on the contrary, when  $B_{4(5)}$  is low  $(B_{4(5)})$  is high), thanks to switches  $M_{B4N(B5N)}$  the gate of  $M_{3A(3B)}$  is short-circuited to  $V_{DD}$  and no current (expect from leakage one) passes through it. In addition, the trimming circuit is driven by  $B_0 \ldots B_5$  signals in the range of [0;  $V_{DD}$ ] and the negated ones are internally generated by exploiting minimum sized inverters.

<span id="page-5-0"></span>**TABLE 2.** Aspect ratios and component dimensions for the proposed CR in Fig. [5,](#page-4-1) Fig. [6](#page-4-2) and Fig. [9.](#page-5-3)

Component	<b>Size</b>	$\overline{\text{Unit}}$	
$M_1$	4/1	$\mu$ m/ $\mu$ m	
$M_2$	2/0.5		
$M_3, M_4$	5/0.5		
$M_5, M_6$	$\frac{5}{0.3}$	$\mu$ m/ $\mu$ m	
$C_2$	18	fF	
M <sub>7</sub>	1.2/1.8	$\mu$ m/ $\mu$ m	
$M_8$	2.5/0.5		
$M_9$	20/0.5		
$\overline{M}_{10,11}$	33.75/0.5	$\mu$ m/ $\mu$ m	
$M_{12,13}$	10/2		
$C_1$	1.5	pF	
$\overline{M}_{B0,B1,B2,B3}$	1.5/0.3	$\mu$ m/ $\mu$ m	
$M_{3A}$	0.925/0.5		
$M_{3B}$	0.91/0.5		
$M_{B4,B4N}$	3/0.3		
$M_{B5,B5N}$	3/0.3		
$R_{1,0}$	112.5	kΩ	
$R_{1,1}$	27.0		
$R_{1,2}$	32.5		
$R_{1,3}$	32.5		
$R_{1,4}$	37.5		

<span id="page-5-4"></span>**TABLE 3.** 6-Bit Binary words used in post-layout simulations for the trimming circuit in Fig. [9a](#page-5-3)),b).



#### **IV. POST-LAYOUT SIMULATIONS**

The layout of the circuit is shown in Fig. [10,](#page-6-0) where different areas have been enclosed in yellow boxes. It is important to underline that the CR Core area includes also the start-up circuit and the Active Trimming embeds the minimum size inverters for the generation of negated trimming signals,  $\overline{B_4}$  and  $\overline{B_5}$ .

Fig. [11a](#page-6-1)) reports the power breakdown of the proposed CR circuit, referring to the static power consumption of the OTA,



**FIGURE 10.** Layout of the proposed CR. The occupied area is equal to 5000  $\mu$ m<sup>2</sup>.

<span id="page-6-0"></span>the reference current, *IREF* and the left branch of the CR, namely  $I_{D1}$ , since it depends on the current passing through transistor  $M_1$  (see Fig. [5\)](#page-4-1). On the other side, Fig. [11b](#page-6-1)) shows the area breakdown of circuit referring to the layout reported in Fig. [10.](#page-6-0) As regard the post-layout simulations, they can be divided in two sets, since they mainly concentrate on the the temperature stability and on the line sensitivity.



<span id="page-6-1"></span>**FIGURE 11.** a) Power breakdown of the proposed CR. b) Area breakdown of the proposed CR.

#### A. CORNER ANALYSIS

As it possible to observe from Fig. [12,](#page-6-2) the TT-corner manifests a  $TC_{TT} = 13$  ppm/ $\degree$ C over the temperature range  $T \in$  $[0 - 100]$  °C, while it reduces down to  $TC_{TT}^* = 6.3$  ppm/°C over the temperature range  $T^* \in [10 - 90]$ °C; in both this cases, the power supply is  $V_{DD} = 0.8$  V, but, as can be appreciated from Fig. [12,](#page-6-2) when  $V_{DD} = 0.6$  V,  $TC_{TT} =$ 250 ppm/ $\textdegree$ C for  $T \in [0 - 100]$   $\textdegree$ C. Hence, for the higher nominal power supply, the temperature behaviour of the CR meets the typical specification of the more power-wasting BGCRs with  $2^{nd}$ -order temperature compensation.



<span id="page-6-2"></span>**FIGURE 12.** Temperature coefficient, TC of the proposed CR around the TT-corner in two different temperature ranges,  $T \in [0 - 100]$  °C and  $T^* \in [10 - 90]$  °C;  $TC_{TT} = 13$  ppm/°C for the former and  $TC_{TT}^* = 13$ 6.3 ppm/◦C for the latter.

Fig. [13](#page-6-3) reports the behaviour of the proposed CR around all the five corners, when  $V_{DD} = 0.8$  V, in terms of TC. This last parameters spans from 87 ppm/◦C for the SF corner to 13 ppm/◦C for the TT corner. In a more restricted temperature range, namely  $T^* \in [10 - 90]$  °C, it could be seen that the TC is reduced in all the corners, as summarized in Tab. [4.](#page-7-0)



<span id="page-6-3"></span>**FIGURE 13.** Temperature coefficients, TCs of the proposed CR around all the corners when  $V_{DD} = 0.8$  V. The temperature range is  $T \in [0 - 100]$  °C. Results are obtained after trimming.

Finally, Fig. [14](#page-7-1) reports the transient step-response of the proposed CR in the temperature range  $T \in [0 - 100]$ °C. It was simulated by applying a  $V_{DD}$  step-signal from 0 V to 0.8 V to emulate the start-up phase of the CR, for four different temperatures within the indicated range. The rise/fall time of the supply are supposed equal to 1 ms, since they

are typically provided by LDOs with this time delays. The simulated settling time for  $I_{REF,TT}$  is around 200  $\mu s$ .



<span id="page-7-1"></span>**FIGURE 14.** Step-response in time-domain results for the TT corner in the temperature range  $T \in [0 - 100]$  °C.

# B. LINE SENSITIVITY

The second set of results concentrates on the variation of the power-supply *VDD*. Indeed, Fig. [15](#page-7-2) shows that the minimum temperature coefficient for all the five corners is obtained around  $V_{DD} = 0.8$  V, so it is possible to take this last value as the optimum one to guarantee the maximum temperature stability of the proposed CR.



<span id="page-7-2"></span>**FIGURE 15.** Temperature coefficients, TCs evaluated in T ∈ [0 − 100] ◦C of the proposed CR vs power-supply voltage,  $V_{DD} \in [0 - 1.8]$  V around the 5 corners after the trimming.

As concern the results shown in Fig. [16,](#page-7-3) they manifest an overall variation of the reference current at room temperature about equal to 4 nA, that is extremely low if compared to Fig. [8,](#page-5-1) where the variation of *IREF* (w.o. the trimming circuit)



<span id="page-7-3"></span>FIGURE 16. *I<sub>REF</sub>* of the proposed CR around the five corners vs. *V<sub>DD</sub>* at  $\tau_0$  after the application of the trimming circuit with binary word configuration shown in Tab. [3.](#page-5-4)

was around 70 nA, from the SS to the FF corner. In addition, it is possible to notice that the line sensitivity for the SS and the SF corner is higher than other cases; this is due to the active trimming circuit, since, in these corners, all the switches are closed, but they are driven by *V<sub>DD</sub>*-amplitude signals. By increasing *VDD*, it will reduce the *RON* of switches and, thus, the nominal value of  $R_1$ . This will lead to an increase of the reference current. Nevertheless, it is also possible to change the binary word used for the trimming in Tab. [3](#page-5-4) to increase the overall  $R_1$  value.

**TABLE 4.** Summarizing table for post-layout simulation of the proposed CR with the trimming network  $\mathcal{Q}$   $V_{DD} = 0.8$  V.

<span id="page-7-0"></span>

Corner	SS	SF	TT.	FS	FF	
$I_{REF}(nA)$	101.7	99.5		$99.5$   97.8	99.2	
$TC^*_{min}$ (ppm/°C) <sup>a</sup>	24.5	44.7	6.3	16.6	55.4	
$TC_{min}^{mnn}$ (ppm/°C) <sup>b</sup>	29.7		13	14	72	
LS $(\%N)^c$	6.9	3.86	1.2	0.2	0.32	
<sup><i>a</i></sup> evaluated in the range $T^* \in [10 - 90]$ °C.						
<sup>b</sup> evaluated in the range $T \in [0 - 100]$ °C.						

<sup>c</sup> evaluated in the range  $V_{DD} \in [0.8 - 1.8]$  V.

# C. MONTE CARLO SIMULATIONS

Monte Carlo simulations have been executed on the proposed CR to demonstrate the robustness of the implemented system. The results of 200 simulations taking into account global and local variations around TT corner are summarized in Fig. [17.](#page-9-0) In particular, Fig. [17\(](#page-9-0)left) reports the DC value of the reference current,  $I_{REF}$ . The mean value is  $\mu = 99.8 \text{ nA}$ , while the standard deviation is  $\sigma = 5.12 \text{ nA}$ , leading to a relative percentage variation of  $\sigma/\mu \approx 5\%$ . Fig. [17\(](#page-9-0)right) shows the TC evaluated in the range  $T \in [0 - 100] °C$ . The mean value is equal to  $\mu = 24.7$  ppm/ $\degree$ C, while it not possible



<span id="page-8-0"></span>

 $\frac{1}{a}$ :  $FOM = \frac{TC}{TR\text{range}} \cdot \frac{I_{DD}}{I_{REF}}$  (ppm/°C<sup>2</sup>); <sup>b</sup>: L=Low, M=Middle, H=High. <sup>c</sup>: @  $V_{DD} = 0.8 \text{ V};$  d: Evaluated within the range  $V_{DD} \in [0.8 - 1.8] \text{ V}.$  $e$ :Overall static power consumption not indicated in [17].



<span id="page-8-1"></span>

<sup>a</sup>:  $FOM = \frac{\overline{TC}}{\text{T Range}} \cdot \frac{I_{DD}}{I_{REF}}$  (ppm/°C<sup>2</sup>); <sup>b</sup>: L=Low, M=Middle, H=High. <sup>c</sup>: @  $V_{DD} = 0.8 \text{ V};$ <br><sup>d</sup>: Evaluated within the range  $V_{DD} \in [0.8 - 1.8] \text{ V}.$ 

to evaluate a standard deviation, since the distribution is not a Gaussian one. On the other hand, it is possible to observe that the minimum and maximum TC value is equal to to 7.6 ppm/◦C and 152.3 ppm/◦C, respectively.

#### **V. COMPARISON**

The state-of-the-art comparison is proposed in Tab. [5](#page-8-0) and Tab. [6.](#page-8-1) The first table summarizes the works in literature regarding CRs with  $I_{REF} \in [7.5 - 100]$  nA, while the second one shows the solutions with  $I_{REF}$  ∈ [100 – 1000] nA. In both tables the best parameters are highlighted in cyan, while the worst ones are reported in red. It is possible to observe that the proposed CR presents the most scaled technology and the lowest TC, in particular in the restricted temperature range [10-90]  $\degree$ C. Indeed, the proposed solution shows a TC 1.58X lower than the minimum in Tab. [5](#page-8-0) and 4.6X lower than the

minimum in Tab. [6.](#page-8-1) The Figure-of-Merit

$$
FOM = \frac{TC}{T. Range} \cdot \frac{I_{DD}}{I_{REF}} \quad (ppm/^{\circ}C^2)
$$
 (18)

proposed in [31] is also included in Tab. [5](#page-8-0) and Tab. [6](#page-8-1) which takes into account the TC and the temperature range, but also the ratio  $I_{DD}/I_{REF}$ , where  $I_{DD}$  is the overall static current consumption of the CR. The proposed CR shows the lowest FOM (1.2X lower than the best one in the state-of-the-art comparison tables), while maintaining one of the lowest area occupation. Note, however, that the temperature range of the proposed CR it is not the widest one, since it was designed to be used in IMD or in IoT wearable nodes, where the usual temperature is in the range of  $[0-100]$  °C (or  $[10-90]$  °C). For these properties, it is seen from that the proposed solution is



<span id="page-9-0"></span>**FIGURE 17.** Monte Carlo simulations for the proposed CR (200 iterations and 15 bins) On the left the reference current, on the right the temperature coefficient.

the best trade-off in terms of area and TC and area and FOM as can be appreciated from Fig.  $18<sup>1</sup>$  $18<sup>1</sup>$ 



<span id="page-9-1"></span>**FIGURE 18.** FOM vs. Area comparison of the solutions reported in both Tab. [5](#page-8-0) and Tab. [6.](#page-8-1)

# **VI. CONCLUSION**

A novel current reference has been introduced in this work. The reference current is generated exploiting the voltage difference of the threshold voltage of MOS transistors operating in weak inversion. Designed in a standard 28-nm CMOS technology, post-layout simulations shows high stability over process, corner and voltage variations thanks to the adoption of an embedded trimming circuit. As highlighted by comparison with the state-of-the-art, the proposed solution is a good

As compared to other solutions exploiting the same principle of operation, the main innovations of the proposed circuit and the contribution of the work can be summarized as follows:

- 1) the same kind of transistor is exploited in the CR and the adopted technology is the most scaled compared to previous works;
- 2) the adoption of an OTA in the reference core increases the performance in terms of line sensitivity;
- 3) a theoretical analysis of the line sensitivity is carried out providing design guidelines to increase the performance;
- 4) an active trimming circuit is introduced, for the first time in the literature, to simultaneously reduce the effects of process variations on the nominal reference current and the temperature variations leading to a very low TC within the five process corners.

#### **REFERENCES**

- [1] W. Greatbatch and C. F. Holmes, ''History of implantable devices,'' *IEEE Eng. Med. Biol. Mag.*, vol. 10, no. 3, pp. 38–41, Sep. 1991.
- [2] P. R. Kinget, ''Scaling analog circuits into deep nanoscale CMOS: Obstacles and ways to overcome them,'' in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2015, pp. 1–8.
- [3] M. Alioto, *Enabling the Internet of Things: From Integrated Circuits to Integrated Systems*, 1st ed. Cham, Switzerland: Springer, 2017.
- [4] M. Alioto, "From less batteries to battery-less alert systems with wide power adaptation down to nWs—Toward a smarter, greener world,'' *IEEE Design Test*, vol. 38, no. 5, pp. 90–133, Oct. 2021.
- [5] A. D. Grasso and S. Pennisi, ''Ultra-low power amplifiers for IoT nodes,'' in *Proc. 25th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Dec. 2018, pp. 497–500.
- [6] O. Aiello, P. Crovetti, and M. Alioto, ''Minimum-effort design of ultra-low power interfaces for the Internet of Things,'' in *Proc. 26th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Nov. 2019, pp. 105–106.
- [7] A. Ballo, A. D. Grasso, and G. Palumbo, ''A high-performance charge pump topology for very-low-voltage applications,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 7, pp. 1304–1308, Jul. 2020.
- [8] A. Ballo, A. D. Grasso, G. Palumbo, and T. Tanzawa, ''Charge pumps for ultra-low-power applications: Analysis, design, and new solutions,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 8, pp. 2895–2901, Aug. 2021.
- [9] S. Chatterjee, Y. Tsividis, and P. Kinget, "0.5-V analog circuit techniques and their application in OTA and filter design,'' *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2373–2387, Dec. 2005.
- [10] J. Georgiou and C. Toumazou, ''A 126-*mu*W cochlear chip for a totally implantable system,'' *IEEE J. Solid-State Circuits*, vol. 40, no. 2, pp. 430–443, Feb. 2005.
- [11] G. De Vita and G. Iannaccone, "A 109 nW, 44 ppm/°C CMOS current reference with low sensitivity to process variations,'' in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2007, pp. 3804–3807.
- [12] T. Hirose, Y. Osaki, N. Kuroki, and M. Numa, "A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities,'' in *Proc. ESSCIRC*, Sep. 2010, pp. 114–117.
- [13] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A  $1-\mu$ W 600-ppm/°C current reference circuit consisting of subthreshold CMOS circuits,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 9, pp. 681–685, Sep. 2010.
- [14] F. Cucchi, S. Di Pascoli, and G. Iannaccone, ''Design of a nanopower current reference with reduced process variability,'' *Anal. Integr. Circuits Signal Process.*, vol. 77, no. 1, pp. 45–53, Oct. 2013.
- [15] A. Far, "Subthreshold current reference suitable for energy harvesting: 20 ppm/C and 0.1%/V at 140 nW,'' in *Proc. IEEE Int. Autumn Meeting Power, Electron. Comput. (ROPEC)*, Nov. 2015, pp. 1–4.

<span id="page-9-2"></span><sup>&</sup>lt;sup>1</sup>It was excluded [26] since it was not declared the area occupation of the proposed circuit.

- [16] S. S. Chouhan and K. Halonen, "A  $0.67-\mu$ W 177-ppm/ $°C$  all-MOS current reference circuit in a 0.18-µm CMOS technology,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 8, pp. 723–727, Feb. 2016.
- [17] Q. Dong, I. Lee, K. Yang, D. Blaauw, and D. Sylvester, "A 1.02 nW PMOSonly, trim-free current reference with 282 ppm/◦C from −40◦C to 120◦C and 1.6% within-wafer inaccuracy,'' in *Proc. 43rd IEEE Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2017, pp. 19–22.
- [18] D. Cordova, A. C. de Oliveira, P. Toledo, H. Klimach, S. Bampi, and E. Fabris, ''A sub-1 V, nanopower, ZTC based zero-VT temperaturecompensated current reference,'' in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2017, pp. 1–4.
- [19] L. Ding, Y. Wang, Z. Bao, H. Liao, and X. Jin, ''A nano-ampere current reference circuit in a 0.5 µm CDMOS technology,'' *Microelectron. J.*, vol. 90, pp. 336–341, Aug. 2019.
- [20] L. Wang and C. Zhan, ''A 0.7-V 28-nW CMOS subthreshold voltage and current reference in one simple circuit,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 9, pp. 3457–3466, Sep. 2019.
- [21] A. Jain, A. Ali, S. Kiran, and Z. Abbas, ''A high PSRR, stable CMOS current reference using process insensitive TC of resistance for wide temperature applications,'' in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–5.
- [22] H. Aminzadeh, "Self-biased nano-power four-transistor current and voltage reference with a single resistor,'' *Electron. Lett.*, vol. 56, no. 6, pp. 282–284, Mar. 2020.
- [23] W. Huang, L. Liu, and Z. Zhu, ''A sub-200 nW all-in-one bandgap voltage and current reference without amplifiers,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 1, pp. 121–125, Jan. 2021.
- [24] Y.-S. Park, H.-R. Kim, J.-H. Oh, Y.-K. Choi, and B.-S. Kong, ''Compact 0.7-V CMOS voltage/current reference with 54/29-ppm/℃ temperature coefficient,'' in *Proc. Int. SoC Design Conf. (ISOCC)*, Nov. 2009, pp. 496–499.
- [25] B. Calvo, C. Azcona, N. Medrano, and S. Celma, "1 V CMOS current references for wide-temperature range applications,'' *Electron. Lett.*, vol. 49, no. 17, pp. 1061–1063, Aug. 2013.
- [26] C. Azcona, B. Calvo, S. Celma, N. Medrano, and M. T. Sanz, "Precision CMOS current reference with process and temperature compensation,'' in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Jun. 2014, pp. 910–913.
- [27] M. Hanhart, R. Wunderlich, and S. Heinen, "A 1.2 V bandgap reference with an additional 29.6 ppm/°C temperature stable output current," in *Proc. 13th Conf. Ph.D. Res. Microelectron. Electron. (PRIME)*, Jun. 2017, pp. 269–272.
- [28] D. Osipov and S. Paul, ''Compact first order temperature-compensated CMOS current reference,'' in *Proc. 24th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Dec. 2017, pp. 322–325.
- [29] F. Crupi, R. De Rose, M. Paliy, M. Lanuzza, M. Perna, and G. Iannaccone, ''A portable class of 3-transistor current references with low-power sub-0.5 V operation,'' *Int. J. Circuit Theory Appl.*, vol. 46, no. 4, pp. 779–795, Apr. 2018.
- [30] D. Osipov and S. Paul, ''Compact extended industrial range CMOS current references,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 6, pp. 1998–2006, Jun. 2019.
- [31] A. R. Mohamed, M. Chen, and G. Wang, "Untrimmed CMOS nanoampere current reference with curvature-compensation scheme,'' in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–4.
- [32] R. Sanjay, K. H. Kumar, and B. Venkataramani, ''A PVT compensated nano-ampere current reference in 0.18 µm CMOS,'' *Anal. Integr. Circuits Signal Process.*, vol. 98, no. 3, pp. 615–625, Mar. 2019.
- [33] L. Fassio, L. Lin, R. De Rose, M. Lanuzza, F. Crupi, and M. Alioto, "A 0.6to-1.8 V CMOS current reference with near-100% power utilization,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 9, pp. 3038–3042, Sep. 2021.
- [34] M. Lefebvre and D. Bol, "A family of current references based on 2T voltage references: Demonstration in  $0.18 - \mu m$  with  $0.1$ -nA PTAT and 1.1µA CWT 38-ppm/◦C designs,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 8, pp. 3237–3250, Aug. 2022.
- [35] M. Chakir, H. Akhamal, and H. Qjidaa, ''A low power 6-bit currentsteering DAC in 0.18-µm CMOS process,'' in *Proc. Intell. Syst. Comput. Vis. (ISCV)*, Mar. 2015, pp. 1–5.
- [36] Y. Choi, S. Kim, S. Baek, and S. Kang, ''Low-power 4-Trit current-steering DAC for ternary data conversion,'' in *Proc. Int. SoC Design Conf. (ISOCC)*, Oct. 2020, pp. 254–255.
- [37] L. Minati, M. Frasca, N. Yoshimura, L. Ricci, P. Oswiecimka, Y. Koike, K. Masu, and H. Ito, ''Current-starved cross-coupled CMOS inverter rings as versatile generators of chaotic and neural-like dynamics over multiple frequency decades,'' *IEEE Access*, vol. 7, pp. 54638–54657, 2019.
- [38] S. M. I. Huq, O. L. Baroi, S. A. Shihab, and S. N. Biswas, ''Comparative study and design of current starved ring oscillators in 16 nm technology,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 4, pp. 1098–1102, Apr. 2021.
- [39] M. Schramme, L. Van Brandt, D. Flandre, and D. Bol, ''Comprehensive analytical comparison of ring oscillators in FDSOI technology: Current starving versus back-bias control,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 5, pp. 1883–1895, May 2022.
- [40] A. D. Grasso, D. Marano, G. Palumbo, and S. Pennisi, "Design methodology of subthreshold three-stage CMOS OTAs suitable for ultra-low-power low-area and high driving capability,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 6, pp. 1453–1462, Jun. 2015.
- [41] S. Mondal and D. A. Hall, ''A 13.9-nA ECG amplifier achieving 0.86/0.99 NEF/PEF using AC-coupled OTA-stacking,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 2, pp. 414–425, Feb. 2020.
- [42] J. Beloso-Legarra, A. D. Grasso, A. J. Lopez-Martin, G. Palumbo, and S. Pennisi, ''Two-stage OTA with all subthreshold MOSFETs and optimum GBW to DC-current ratio,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 7, pp. 3154–3158, Jul. 2022.
- [43] F. Centurelli, G. Giustolisi, S. Pennisi, and G. Scotti, ''A biasing approach to design ultra-low-power standard-cell-based analog building blocks for nanometer SoCs,'' *IEEE Access*, vol. 10, pp. 25892–25900, 2022.
- [44] S. S. Park and S. D. Yu, "A high gain OTA with positive feedback for ultralow power applications,'' *IEEE Access*, vol. 10, pp. 53822–53831, 2022.
- [45] J. Gu and N. McFarlane, "Low power current mode ramp ADC for multifrequency cell impedance measurement,'' in *Proc. IEEE 55th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2012, pp. 1016–1019.
- [46] M. Bchir, N. Hassen, T. Ettaghzout, and K. Besbes, ''Low voltage low power current mode analog to digital converter flash,'' in *Proc. 7th Int. Conf. Sci. Electron., Technol. Inf. Telecommun. (SETIT)*, Dec. 2016, pp. 553–556.
- [47] A. Ballo, A. D. Grasso, and G. Palumbo, "A bulk current regulation technique for dual-branch cross-coupled charge pumps,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 9, pp. 4128–4132, Oct. 2022.
- [48] A. Ballo, A. D. Grasso, and M. Privitera, "A 28 nm bulk CMOS fully digital BPSK demodulator for U.S.-powered IMDs downlink communications,'' *Electronics*, vol. 11, no. 5, p. 698, Feb. 2022.
- [49] M. Privitera, A. Ballo, and A. D. Grasso, "A 0.63 pJ/bit fully-digital BPSK demodulator for U.S.-powered IMDs downlink in a 28-nm bulk CMOS technology,'' in *Proc. 17th Conf. Ph.D. Res. Microelectron. Electron. (PRIME)*, Jun. 2022, pp. 125–128.
- [50] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 4th ed. Hoboken, NJ, USA: Wiley, 2001.
- [51] Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, ''Nano-ampere CMOS current reference with little temperature dependence using small offset voltage,'' in *Proc. 53rd IEEE Int. Midwest Symp. Circuits Syst.*, Aug. 2010, pp. 668–671.
- [52] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutri, ''A new voltage reference topology based on subthreshold MOSFETs,'' in *Proc. 28th Eur. Solid-State Circuits Conf.*, Sep. 2002, pp. 391–394.
- [53] J. Hu, C. Lu, H. Xu, J. Wang, K. Liang, and G. Li, "A novel precision CMOS current reference for IoT systems,'' *AEU Int. J. Electron. Commun.*, vol. 130, Feb. 2021, Art. no. 153577.
- [54] H. Aminzadeh, ''All–MOS self-powered subthreshold voltage reference with enhanced line regulation,'' *AEU Int. J. Electron. Commun.*, vol. 122, Jul. 2020, Art. no. 153245.



ANDREA BALLO (Member, IEEE) was born in Catania, Italy, in 1990. He received the Laurea *(summa cum laude)* and Ph.D. degrees in electronic engineering from the University of Catania, Catania, in 2016 and 2020, respectively. Since 2021, he has been a Research Fellow and an Adjunct Professor of electronic devices at the University of Catania. His current research interests include low-voltage low-power analog circuit design and analog and mixed electronics for

energy harvesting applications. He is a Member of the Editorial Board of *Journal of Electronics and Electrical Engineering* (JEEE) (UWP) and a member of the topical advisory panel of different journals of MDPI, like *Applied Sciences and Electronics*.



ALFIO DARIO GRASSO (Senior Member, IEEE) was born in Catania, Italy, in 1978. He received the Laurea *(summa cum laude)* and Ph.D. degrees in electronic engineering from the University of Catania, Catania, in 2003 and 2006, respectively. From 2006 to 2011, he worked as a Freelance Engineer in the field of electronic systems. From 2009 to 2010, he was an Adjunct Professor of electronics at the Kore University of Enna, Italy. In 2011, he became a Researcher (Assistant

Professor) and in 2015, he was appointed as an Associate Professor at the University of Catania. He teaches graduate courses on advanced VLSI digital design, microelectronics and basic electronics. He has coauthored more than 100 papers on refereed international journals and conference proceedings. His current research interests include low-voltage low-power analog circuit design and analog and mixed signal processing for energy harvesting applications. In 2017, he received the Italian National Scientific Qualification for the position of a Full Professor. He is an Associate Editor of *IET Electronics Letters*, *International Journal of Circuits Theory and Applications* (Wiley), and *Journal of Circuits, Systems and Computers*, and is a Member of the Editorial Board of *Sensors* (MDPI).



MARCO PRIVITERA (Member, IEEE) was born in Piazza Armerina, Italy, in 1997. He received the bachelor's and master's degrees *(summa cum laude)* in electronic engineering from the University of Catania, Italy, in 2019 and 2021, respectively, where he is currently pursuing the Ph.D. degree in electronic engineering with the University of Catania. His current research interests include power management integrated circuits, data communication sub-systems, and ultra-low

power analog blocks for energy harvesting applications.

 $0.0.0$ 

Open Access funding provided by 'Università degli Studi di Catania' within the CRUI CARE Agreement