

## RESEARCH ARTICLE

# CMOS-Driven VCSEL-Based Photonic Links: an Exploration of the Power-Sensitivity Trade-Off

DIAAELDIN ABDELRAHMAN<sup>1,2</sup>, ODILE LIBOIRON-LADOUCEUR<sup>3</sup>, (Senior Member, IEEE),  
AND GLENN E. R. COWAN<sup>2</sup>, (Member, IEEE)

<sup>1</sup>Electrical Engineering Department, Faculty of Engineering, Assiut University, Assyut 71515, Egypt

<sup>2</sup>Department of Electrical and Computer Engineering, Concordia University, Montreal, QC H3G 1M8, Canada

<sup>3</sup>Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0G4, Canada

Corresponding author: Diaaeldin Abdelrahman (diaaeldin@aun.edu.eg)

This work was supported in part by the Natural Sciences and Engineering Research Council of Canada Strategic Partnership Grant Program under Grant 494385-2016; in part by the Gina Cody School of Engineering and Computer Science, Concordia University; and in part by the Regroupement Stratégique en Microsystèmes du Québec (ReSMiQ).

**ABSTRACT** This article explores the power-sensitivity trade-off in optical receivers aiming to improve the energy-efficiency of the overall link. Optical receivers with field-effect transistor (FET) front-ends (FEs) are usually designed for optimal noise performance by matching the circuit's input capacitance ( $C_I$ ) to the total input parasitic capacitance ( $C_D$ ). However, the receiver's power dissipation is also proportional to the input capacitance  $C_I$ . Therefore, this paper studies the feasibility of the capacitive matching rule in the context of minimizing the power dissipation of the overall link. For that purpose, design trade-offs for the receiver, transmitter, and the overall link are presented. Comparisons are made to study how much the receiver can be downsized, sacrificing optimal noise performance, before its power reduction is offset by the transmitter's increase in power. Simulation results show that energy-efficient links require low-power receivers with input capacitance much smaller than that required for noise-optimum performance. As an example, for a 25 Gb/s operation, an optical loss budget of 12.6 dB, and a receiver designed in 65 nm CMOS technology with  $C_D$  of 200 fF, the overall link dissipates 2.55 pJ/bit when the receiver's noise is minimized, leading to a receiver with  $C_I/C_D = 1.29$ . When optimized for overall link efficiency, the receiver size is significantly reduced to  $C_I/C_D = 0.38$  and the link's energy-efficiency also improves to 1.41 pJ/bit. If the link budget or knowledge of the transmitter side is incomplete, our analysis indicates that maximizing gain with value of  $C_I/C_D = 0.5$  is a reasonable choice.

**INDEX TERMS** Laser driver, link budget, main amplifier, transimpedance amplifier, VCSEL.


## I. INTRODUCTION

In recent years, the increasing demand for bandwidth-intense services such as social networks, online high-definition video streaming, video conferences, online games, mobile internet, and cloud-based storage has caused an exponential growth in internet traffic. Cisco Global Cloud Index predicted that more than 20 zettabytes of data were transferred in 2021 as shown in FIGURE 1(a) [1]. The figure also shows that the traffic has increased by nearly three times over the last five years. This growth is expected to continue, necessitating a corresponding

increase in the number of hyperscale data centers that include thousands of high-speed interconnects.

FIGURE 1 (b) shows that the total traffic is dominated by data communication that takes place within the data center. This in turn drives the development of robust, high-speed, and energy-efficient interconnects to transfer the data around the data center. Electrical links are usually deployed for relatively short distances. To extend the reach of electrical links, sophisticated equalization techniques can be deployed to compensate for their losses [2]. This solution considerably increases design complexity and dissipates more power and silicon area. Alternatively, optical links provide lower high-frequency losses, better immunity to interference, and higher

The associate editor coordinating the review of this manuscript and approving it for publication was Hari Krishnan Ramiah.



**FIGURE 1.** Continuous growth in internet traffic (a) and breakdown of traffic in 2021 (data from [1]).


capacity compared to their electrical counterparts. Therefore, optical links are widely used to communicate data between data centers or within data centers for distances beyond 1 m. IEEE Ethernet standards [3] have been drafted to specify the performance of optical interconnects.

Hyperscale data centers include thousands of high-speed interconnects. Therefore, to maintain a reasonable power dissipation, recent research suggests that optical interconnects must achieve an efficiency of better than 1 pJ/bit at 25 Gb/s [4], [5]. In addition to being energy-efficient, optical links must be low-cost with costs below 10's of cents/Gbps [4], [6]. Most short-reach optical links in data centers are based on the vertical-cavity surface-emitting laser (VCSELs) operating at 850 nm over multimode optical fiber (MMF) [7]. MMF provides a cost-efficient solution for short-reach optical links up to 300 m. Compared to its single-mode fiber (SMF) counterpart, MMF has a larger inner core diameter which enables the use of optical connectors with relaxed tolerance and inexpensive optical components. CMOS-driven VCSEL-based optical links have recently been demonstrated for NRZ and PAM-4 operations in [8], [9], [10], [11], and [12], respectively.

FIGURE 2 shows the system-level diagram of a VCSEL-based MMF optical link typically used for short-reach (up to a few 100 m) communications. The link operates as follows: high-speed serial data are fed to a laser diode driver (LDD) circuit that directly modulates the current flowing through the VCSEL. The modulated light emitted from the VCSEL is transmitted through a MMF to a photodiode (PD). The current generated by the PD is converted to a voltage by a transimpedance amplifier (TIA), and further amplified by a main amplifier (MA). Finally, a clock and data recovery unit (CDR) synchronizes an internal clock to the incoming data and uses it to capture and regenerate the data.

In short-reach photonic links, the transmitted optical modulation amplitude (OMA) must be sufficiently large that despite coupling and fiber losses, the received optical power exceeds the receiver's sensitivity. Better sensitivity reduces transmitter power dissipation. However, improving the sensitivity can incur significant power overhead in the receiver. Therefore, the power-sensitivity trade-off in optical receivers needs to be optimized to minimize the link's total power dissipation.

Sensitivity is a function of both the input-referred noise current of the analog front-end (TIA/MA) of the receiver, and the voltage amplitude requirements of the CDR driven by the



**FIGURE 2.** Block diagram of a typical VCSEL-based optical link.

front-end [13]. The input-referred noise of optical receivers with a FET front-end is usually minimized by choosing the receiver's input capacitance ( $C_I$ ) equal to the total parasitic capacitance from the PD, pad, and wiring ( $C_D$ ) [14]. The receiver's power dissipation is proportional to its transistor size and, hence, its input capacitance. Therefore, maintaining the capacitive matching rule for high values of  $C_D$  leads to a significant power overhead in the receiver for a marginal improvement in the input-referred noise. The increased total input capacitance ( $C_T = C_D + C_I$ ) also restricts the TIA's maximum achievable gain for a targeted bandwidth [13]. This in turn necessitates cascading more MA stages to mitigate the power penalty incurred by the swing requirements of the CDR, further increasing power dissipation.

The observed noise-power trade-off raises a question about the practicality of the capacitive matching rule. In [15], it is shown that a near-optimal noise performance can be obtained by drastically shrinking  $C_I$  to one-fifth of  $C_D$ . In addition to reducing possible instability, this reduces the power dissipation of the TIA. This observation is supported by a more recent design in [16] where the utilized TIA has  $C_I$  of only 20 % of  $C_D$  to reduce the TIA's power dissipation at the expense of a minor degradation in receiver sensitivity (only 0.3 dB). In [16], however, all analyses are performed under the capacitive matching rule with no clear justification for the reduced  $C_I$  in the implemented circuit (*i.e.*, it is not shown why 0.3 dB is an acceptable degradation in receiver sensitivity). The TIA's transistor size not only sets the power dissipation and sensitivity of the receiver, but also sets the transmitted OMA. Thus, transmitter power dissipation must be accounted for accurately in considering a noisier yet lower power receiver. Co-optimization of the transmitter and the receiver is essential to achieve optimum energy-efficiency for the overall link.

The main challenges for transceiver co-optimization are intuitively discussed in [17]. In reference works [5], [8], [18] co-optimization is performed on actual links by changing supply voltages and/or bias currents to achieve the best link energy-efficiency at a given data rate and bit-error rate (BER). In [19], the trade-offs that set the limit for the receiver sensitivity are analyzed. Then, the energy-efficiency of the link is calculated using state-of-the-art photonic devices and laser drivers.

The end-to-end link modeling in [20] optimizes receiver sensitivity and power by studying their dependence on front-end design as well as follow-on digital sampler requirements. The experimental on-bench optimization in [5] and [18] is

the most accurate methodology. However, input capacitance is not adjustable post-fabrication. Equation-based approaches in [19] and [20] tend to make idealized approximations and assumptions in developing the models which introduce modeling inaccuracies.

This work presents a link-aware receiver sensitivity optimization to minimize power dissipation of the overall link. We show that energy-efficient links require low-power receivers with input capacitance much smaller than that required for noise-optimum performance. The presented design framework uses numerical simulations based on extracted parameters to select the optimum FET size, the number of MA stages, and transmitted OMA for minimum link power dissipation. Compared to prior work in link modeling [19], [20] and the blind receiver-side noise optimization in [14], the presented framework considers both frequency- and time-domain representation to accurately model the impact of design parameters on signal integrity. Transistor-level Spectre simulations confirm the accuracy of the framework. An initial version of this work can be found in [21] by the author.

The rest of this paper is organized as follows: Section II discusses receiver modeling and revisits the analysis of the inverter-based TIA. Section III investigates the power-sensitivity trade-off for various receiver architectures, showing that maintaining the capacitive matching rule leads to increased power dissipation for only marginal improvement in sensitivity. Section IV models the transmitter side of the optical link and discusses the link budget. The optimization procedure is presented in Section V and then used to study how small, but noisy, the receiver should become to minimize the link's total power dissipation. Section VI discusses the impact of technology advances, bondwire inductance, alternative TIA topologies, and higher pulse amplitude modulation scheme on the power-sensitivity trade-off. Finally, Section VII concludes the work.

## II. OPTICAL RECEIVER MODELLING

### A. TRANSIMPEDANCE AMPLIFIER

The inverter-based (Inv)-TIA in FIGURE 3 (a) is chosen for its superior noise performance and moderate power dissipation due to the current-reuse between the PMOS and NMOS transistors. Unlike the common-gate TIA, the Inv-TIA is self-biased which decouples the gain element from the transconductance of the input transistor and allows for optimization without being limited by DC bias constraints. The Inv-TIA is extensively used in recent research either as a wideband pre-amplifier followed by a multi-stage MA [2], [18], [22], [23] or as a limited-bandwidth pre-amplifier followed by an equalizer [9], [16], [24], [25].

### B. SMALL-SIGNAL MODEL

The small-signal model of the Inv-TIA is depicted in FIGURE 3 (b). The CMOS inverter is modeled by its total

transconductance  $g_m$ , and equivalent output resistance  $r_{ds}$ .  $C_D$  includes the photodiode, wiring and pad capacitance.  $C_{gs}$ , and  $C_{gd}$  are the total gate-to-source and the gate-to-drain capacitance, respectively. The capacitance  $C_o$  includes the total drain-to-bulk capacitance  $C_{db}$  and the loading capacitance of the subsequent stage  $C_{next}$ . Therefore, the open-loop transfer function of the voltage amplifier can be written as  $A(s) = A_0 / (1 + s/2\pi T_A)$ , where  $A_0 = g_m r_{ds}$  is the low-frequency voltage gain of the core amplifier and  $T_A = r_{ds} C_o$  is the time constant at the output node. For a particular technology,  $A_0$  is constant for a given supply voltage and  $W_p$  to  $W_n$  ratio. Considering this model, the Inv-TIA exhibits a second-order transfer function given by

$$Z_{TIA}(s) = \frac{(R_{F,TIA} C_{gd} s + 1 - g_m R_{F,TIA}) r_{ds}}{D_1 s^2 + D_2 s + A_0 + 1} \quad (1.a)$$

where

$$D_1 = R_{F,TIA} r_{ds} (C_{gd} C_o + C_i C_o + C_i C_{gd}) \quad (1.b)$$

$$D_2 = R_{F,TIA} ((1 + A_0) C_{gd} + C_i) + r_{ds} (C_o + C_i) \quad (1.c)$$

where  $C_i = C_D + C_{gs}$  and  $R_{F,TIA}$  is the feedback resistor. Therefore, the low frequency transimpedance gain is given by

$$Z_{TIA,0} = \frac{-(g_m R_{F,TIA} - 1) r_{ds}}{A_0 + 1} \quad (2)$$

Comparing the denominator of (1) with the standard transfer function of a second-order system, the natural frequency  $\omega_n$  and the pole quality factor  $Q$  can be calculated. The TIA's 3-dB bandwidth ( $f_{TIA}$ ) is calculated as  $f_{TIA} = \rho(Q) \omega_n / 2\pi$ , where  $\rho$  is a function of the pole quality factor and is used to convert the natural frequency to the corresponding 3 dB bandwidth based on the shape of the TIA's amplitude response [14].

Due to the pole-splitting effect introduced by the feedback capacitor  $C_{gd}$ , the TIA's effective input and output capacitances differ from  $C_{gs}$  and  $C_o$ . They are respectively calculated as  $C_I = C_{gs} + (1 + A_0) C_{gd}$ , and  $C_L = [C_i C_o + (C_i + C_o) C_{gd}] / [C_i (1 + A_0) C_{gd}]$ . This means that the input capacitance  $C_I$  is much larger than  $C_{gs}$  due to the Miller effect and  $C_L$  is smaller than  $C_o$ . It worth mentioning that both transistors contribute to the Miller capacitance. Ignoring  $C_{gd}$  may lead to inaccurate outcomes [26].

Although the model includes many variables, parasitic capacitances  $C_{gs}$ ,  $C_{db}$  and  $C_{gd}$ , the transconductance  $g_m$ , and the output conductance  $r_{ds}^{-1}$  are proportional to transistor width ( $W$ ). Therefore, the TIA's design space is defined by only three variables:  $R_{F,TIA}$ ,  $C_D$  and  $W$ . The number of variables can be further reduced by fixing  $C_D$  at 200 fF. The effect of changing  $C_D$  is studied in Section VI.

The parameters of a CMOS inverter with  $C_{next} = C_I$  are extracted through simulation using Cadence Spectre and listed in Table 1. The circuit is simulated in TSMC 65 nm technology using a 1 V supply and biased at  $V_{IN} = V_{OUT} = 0.44$  V. The biasing point is slightly less than  $V_{DD}/2$  because PMOS and NMOS transistors have




FIGURE 3. Inv-TIA (a) circuitry, (b) small-signal model with noise sources.

equal width ( $W_p = W_n = 1 \mu\text{m} \times N_{finger}$ ) where  $N_{finger}$  is the number of fingers. The equal sizing strategy maximizes the total transconductance for a given total width ( $W = W_p + W_n$ ) [27]. It is also confirmed that the per-finger current in Table 1 is sufficiently low so that the design will have no electromigration issue in the layout. Using  $N_{finger}$  as a proxy for parasitic capacitances, transconductance, and output resistance allows the TIA's bandwidth, sensitivity, and power dissipation to be calculated.

C. FREQUENCY RESPONSE, BANDWIDTH, AND TRANSIMPEDANCE GAIN

FIGURE 4 shows the frequency response of the TIA where the performance is varied by either sweeping  $R_{F,TIA}$  or  $N_{finger}$  while fixing the other parameter. To gain more insight into this response, the gain, bandwidth, and the pole quality factor are extracted and plotted in FIGURE 5. In FIGURE 5 (a),  $R_{F,TIA}$  is swept for three different values of  $N_{finger}$  to calculate the TIA's 3 dB bandwidth ( $f_{TIA}$ ). For each  $N_{finger}$  value, the corresponding parameters are calculated from Table 1 then used with  $R_{F,TIA}$  to calculate the bandwidth using (1). Points with amplitude peaking ( $Q > 0.707$ ) are indicated by hollow markers. For a given  $N_{finger}$ , the bandwidth is reduced toward larger  $R_{F,TIA}$  due to the direct trade-off between the bandwidth and the gain. For a targeted bandwidth,  $R_{F,TIA}$  needs to be reduced for too large and too small values of  $N_{finger}$ , indicating that there is an optimum value for  $N_{finger}$  that maximizes the gain for a fixed  $f_{TIA}$ . For example, in FIGURE 5 (b) the required  $R_{F,TIA}$  and the resulting pole  $Q$  are plotted as a function of  $C_I/C_D$  for  $f_{TIA} = 8$  GHz.

For a very narrow front-end ( $C_I \ll C_D$ ), the total output capacitance  $C_L$  is much smaller than  $C_D$  while the total input capacitance  $C_T$  is dominated by the parasitic capacitance  $C_D$ . This gives the Inv-TIA two real poles (i.e.,  $Q < 0.5$ ) with the input pole at lower frequency. As the transistor width increases,  $C_L$  increases while  $C_T$  is still dominated by  $C_D$ . As a result, the TIA exhibits an underdamped response with  $Q > 0.5$ . Increased  $Q$  allows the TIA to employ higher  $R_{F,TIA}$  for a fixed  $f_{TIA}$ . As the width continues to increase, the self-loading from  $C_f$  forces the pole  $Q$  to drop which necessitates reducing  $R_{F,TIA}$  to maintain the targeted bandwidth [26]. The gain from (2) is also plotted in FIGURE 5 (b)

TABLE 1. Extracted parameters of a replica-loaded CMOS inverter with  $W_p = W_n = 1 \mu\text{m} * N_{finger}$ , simulated in 1V-65nm CMOS technology.

Parameters that linearly depend on $N_{finger}$					
$g_m$	$C_{gs}$	$C_{gd}$	$C_{db}$	$r_{ds}$	$P_{DC,1\mu\text{m}}$
1.45	1.39	0.37	0.45	4.31	0.098
$\text{m}\Omega^{-1}/\mu\text{m}$	$\text{fF}/\mu\text{m}$	$\text{fF}/\mu\text{m}$	$\text{fF}/\mu\text{m}$	$\Omega \cdot \mu\text{m}$	$\text{mW}/\text{finger}$
Parameters that depend on the biasing but not on $N_{finger}$					
$A_0$		$f_T$			
6.23 V/V		57.3 GHz			

$A_0$ : Low-frequency voltage gain of the core amplifier

$f_T$ : Transit frequency at the biasing point

$P_{DC,1\mu\text{m}}$ : DC power dissipation of an inverter with  $W_p = W_n = 1 \mu\text{m}$ .




FIGURE 4. TIA's frequency response for various of  $N_{finger}$  and  $R_{F,TIA}$  (a)  $R_{F,TIA}$  is fixed at 470  $\Omega$  (b)  $N_{finger}$  is fixed at 25.




FIGURE 5. (a) Inv-TIA bandwidth as a function of  $R_{F,TIA}$  for a given number of transistor fingers  $N_{finger}$  (b) The required  $R_{F,TIA}$  and the resulting gain and pole  $Q$  as a function of  $C_I/C_D$  for a targeted bandwidth of 8 GHz.

and it follows the shape of  $R_{F,TIA}$ . The bold circle marker indicates the maximum gain (MG) point. The gain reaches a maximum value of 384  $\Omega$  at  $C_I/C_D$  of 0.48 compared to a gain of 330  $\Omega$  at  $C_I/C_D = 1$ .

D. INPUT-REFERRED NOISE CURRENT

In short-reach links where no optical amplification is employed, the noise of the receiver's analog front-end dominates the noise from the PD. Further, Flicker (or 1/f) noise is not considered since it has a negligible corner frequency (few 100 kHz) compared to the targeted bandwidth [13]. The main noise contributors in the Inv-TIA are the thermal noise of the transistors and feedback resistor, depicted in



FIGURE 2 (b) as  $I_{n,ch}^2$  and  $I_{n,RF}^2$ , respectively. The total integrated input-referred noise power  $i_n^2$  is determined by [14]

$$i_n^2 = \left( \frac{4kT}{R_F} + \frac{4kT\gamma}{g_m R_F^2} \right) BW_{n0} + \left( \frac{4kT\gamma (2\pi C_T^*)^2}{3g_m} \right) BW_{n2}^3 \quad (3)$$

where  $k$  is the Boltzmann constant,  $T$  is the temperature in Kelvin and  $\gamma$  is the excess noise factor.  $BW_{n0} = \pi Q f_{TIA} / 2\rho$ ,  $BW_{n2}^3 = 3\pi Q f_{TIA}^3 / 2\rho^3$  are the noise bandwidths for white and colored noise, respectively [14].  $C_T^*$  is the total input capacitance excluding the Miller term (*i.e.*,  $C_T^* = C_D + C_{gs} + C_{gd}$ ) [14]. The root mean-squared input-referred noise current is the square-root of (3). FIGURE 6 (a) shows  $i_{n,rms}$  as a function of  $C_I/C_D$  for a TIA bandwidth of 8 GHz where  $C_I$  is circuit's input capacitance including the Miller term. Setting  $\gamma = 0.75$  achieves the best match between model-generated and circuit-simulated noise. The bold marker in FIGURE 6 (a) indicates the location of the minimum noise (MN) point. The noise current reaches a minimum value of  $0.91 \mu A_{rms}$  at  $R_{F,TIA} = 397 \Omega$  and  $C_I/C_D = 1$ , showing good agreement with the capacitive matching rule. However, simulation results show that the noise-optimum size depends on the 3 dB bandwidth. For example, at  $f_{TIA} = 12.5$  GHz, the noise-optimum size is  $C_I = 1.25C_D$ . The capacitive matching rule in [2] is reached under assumptions of constant  $R_{F,TIA}$  and constant pole  $Q$  which can be approximated as  $\sqrt{A_0 R_{F,TIA} C_T T_A} / (R_{F,TIA} C_T + T_A)$ . When the TIA is sized up, large  $R_{F,TIA}$  makes  $R_{F,TIA} C_T \gg T_A$ . Therefore, maintaining a constant  $Q$  requires both  $A_0$  and  $T_A$  to increase. Practically, this is not feasible since the voltage gain of a single-stage CMOS inverter is constant for a given biasing and its maximum value is limited by the technology node. In this work, when the TIA is sized up,  $R_{F,TIA}$  is chosen to satisfy the required bandwidth under a constant  $A_0$  constraint. This makes both the resulting  $Q$  and the noise-optimum size depend on the bandwidth.

### III. RECEIVER SENSITIVITY-POWER TRADE-OFF

#### A. POWER PENALTY DUE TO THE SWING REQUIREMENTS OF THE CDR

A noise-limited input signal produces a peak-to-peak output voltage of  $V_{O,min}^{PP}$  at the output of the receiver's analog front-end (FE) given by  $V_{O,min}^{PP} = SNR i_{n,rms} Z_{FE,0}$ , where  $SNR$  is the required signal-to-noise ratio for a given BER. It equals 14.07 (in linear units) for a BER of  $10^{-12}$ .  $Z_{FE,0}$  is the mid-band gain of the overall FE.  $V_{O,min}^{PP}$  is sufficient to drive an ideal CDR circuit to achieve the desired BER. However, the decision circuit in a realistic CDR has a finite sensitivity and requires a minimum peak-to-peak input voltage swing ( $V_S^{PP}$ ) to function properly. Therefore, the FE's output voltage needs to be increased by  $V_S^{PP}$  to attain the same BER as for the ideal CDR. The receiver OMA sensitivity (in linear




FIGURE 6. (a) TIA's input-referred noise current as a function of  $C_I/C_D$  for a fixed 3-dB bandwidth of 8 GHz. (b) Receiver sensitivity as a function of  $C_I/C_D$  for a FE that includes only a TIA.  $f_{TIA}$  and  $V_S^{PP}$  are fixed at 8 GHz and 50 mV<sub>pp</sub>, respectively. The bold markers indicate the locations of maximum gain (MG), minimum noise (MN), and best overall sensitivity (BS).

units) is then calculated as

$$OMA_{RX}^{sens} = \frac{V_{O,min}^{PP}}{\mathcal{R}_{PD} Z_{FE,0}} \left( 1 + \frac{V_S^{PP}}{V_{O,min}^{PP}} \right) \text{ (Watts)} \quad (4)$$

where  $\mathcal{R}_{PD}$  is the responsivity of the photodiode in A/W. Unless mentioned otherwise,  $\mathcal{R}_{PD}$  is fixed at 0.55 A/W. The term in brackets represents the power penalty (PP) incurred by swing requirements of the CDR. The PP becomes larger for smaller  $V_{O,min}^{PP}$ .

In FIGURE 6 (b), the sensitivity is plotted as a function of  $C_I/C_D$  for a front-end that includes only a TIA. In this simulation,  $f_{TIA}$  and  $V_S^{PP}$  are fixed at 8 GHz and 50 mV<sub>pp</sub>, respectively. The maximum gain (MG), minimum noise (MN), and best overall sensitivity (BS) points are indicated by bold markers and the performance at these points is summarized in Table 2. With no MA, the gain is limited, and the overall sensitivity is dominated by the swing requirements. As a result, the BS and the MG points are almost identical. Moving from MN to MG improves the transimpedance gain by a factor of  $1.16\times$  but worsens the input-referred noise by  $1.12\times$ . This reduces the PP due to the CDR requirements by 1.04 dB while worsening the noise-based sensitivity by 0.48 dB for a net improvement in sensitivity of 0.56 dB. Also, higher gain in the TIA is useful in suppressing the noise contribution from downstream circuits. This is in addition to reducing the DC power dissipation from 4.9 mW to 2.35 mW, further motivating a reduced TIA input capacitance.

#### B. MAIN AMPLIFIER

To alleviate the PP incurred by the swing requirements of the CDR, the TIA is followed by an  $n$ -stage inverter-based Cherry-Hooper (Inv-CH) main amplifier (MA). The schematic of the Inv-CH is shown in FIGURE 7. Inv1 acts as a transconductance converter while Inv2 together with  $R_{F,CH}$  implement a transimpedance transfer function. This topology is widely adopted for various data rates and technologies [18], [22], [26], [28]. Similar to Section II, the transfer function of the Inv-CH amplifier is derived taking into account the

output resistance and Miller capacitance of both inverters. The voltage gain of the Inv1 is reduced due to the low input impedance of the transimpedance stage formed by Inv2 and  $R_{F,CH}$ . This in turn reduces the Miller effect from  $C_{gd}$  to the input of Inv1, minimizing the loading capacitance to the preceding stage.

Cascaded MA stages can have equal device dimensions [22], scaled up [29] (Section 5.1.2), or inversely scaled [30] relative to the TIA's inverter, depending on the ratio of the total output capacitance to the total input capacitance. Once the scaling factor is fixed, the receiver's design space is defined by only three variables:  $W$ ,  $R_{F,TIA}$ , and  $R_{F,CH}$ , assuming that  $C_D$  is still fixed at 200 fF. In this work, the input capacitance of each stage of the MA is matched to that of the TIA. Thus, as  $C_I/C_D$  is varied, the width of transistors in every inverter is varied together.

The sensitivity is plotted in FIGURE 8 as a function of  $C_I/C_D$  for  $V_S^{PP}$  of 50 mV<sub>pp</sub> (this assumption is justified in Section V.A) data rate ( $f_{bit}$ ) of 16 Gb/s, and various values of MA stages,  $n$ . To calculate the sensitivity for a given  $N_{finger}$  and receiver architecture,  $R_{F,CH}$  is first chosen to set the bandwidth of the MA ( $f_{MA}$ ) to the targeted  $f_{bit}$ . Then,  $R_{F,TIA}$  is chosen to achieve an overall receiver bandwidth ( $f_{FE}$ ) of  $0.5f_{bit}$ . To avoid signal distortion due to circuit nonlinearities, a constraint on the maximum peak-to-peak voltage amplitude at the output of the MA is set. Whenever this voltage exceeds 600 mV<sub>pp</sub>, the MA's gain is reduced to keep the output voltage within the permitted range. The input-referred noise current is calculated taking into consideration all noise sources from the TIA and the MA and considering different transfer functions that noise sources pass through.

In FIGURE 8, both the MG and MN points are set by the TIA, staying relatively constant as the number of MA stages increases. However, more gain stages reduce the CDR's PP, which in turn moves the receiver's overall sensitivity minimum (BS) toward the noise-optimum size (MN). Therefore, the power dissipation of a sensitivity-optimized receiver increases due to the increase in both the number of stages and the per-stage power dissipation.

### C. RECEIVER POWER DISSIPATION

At a fixed  $V_{DD}$  and hence fixed current density, the power dissipation of a CMOS inverter increases linearly with its input capacitance. The receiver's front-end employs an inverter for the TIA and two inverters for each MA stage. Defining the power dissipation of an inverter with  $W_p = W_n = 1 \mu\text{m}$  as  $P_{DC,1\mu\text{m}}$  and considering that all inverters are identical in device dimensions, the receiver power dissipation is calculated as

$$P_{DC,RX} = (2 \times \text{MASF} \times n + 1) N_{finger} P_{DC,1\mu\text{m}} \quad (5)$$

The MA's scaling factor (MASF) indicates the size of the MA relative to the TIA. In following simulations, MASF is fixed at 1 which is typical for low photodiode capacitance [22]. The impact of changing the MASF is studied in Section VII. Given the simulated value of  $P_{DC,1\mu\text{m}}$  in Table 1,  $P_{DC,RX}$  can




FIGURE 7. Inv-based Cherry-Hooper MA.




FIGURE 8. Receiver sensitivity for  $f_{bit} = 16 \text{ Gb/s}$ ,  $V_S = 50 \text{ mV}_{pp}$ , and various receiver architectures (a)  $n = 1$ , and (b)  $n = 3$ .

be calculated as a function of the TIA size  $N_{finger}$  and the number of MA stages ( $n$ ).

Since the inverters in the MA are equal in size (and hence power dissipation) to the inverter in the TIA, power grows proportional with  $2n$  (since there are two inverters in each MA stage). As a result, as the number of gain stages increases to improve the sensitivity, the energy-efficiency becomes inadequate to meet standards that require links with 1 pJ/bit efficiency at data rates of at least 25 Gb/s [5]. For example, Table 2 shows that the energy efficiency of a noise-optimized receiver with a single-stage and a three-stage MA is 0.86 pJ/bit and 2.1 pJ/bit, respectively. Even at the best overall sensitivity point, the energy efficiency is 0.59 pJ/bit, and 1.88 pJ/bit for  $n = 1$  and 3, respectively. On the other hand, for  $n \geq 1$ , the shallowness of the overall sensitivity curves around their minima motivates reducing the power dissipation of the receiver. The shallow part of the sensitivity curve is bounded by the MN and MG points. Table 2 indicates that the relative power between these two points for a given  $n$  is about 2 : 1 since the MN design point is approximately  $C_I = C_D$  and the MG design point is approximately  $C_I = 0.5C_D$ . FIGURE 8 shows that the MG point is an interesting design point since it is located toward the lower end of the shallow part of the sensitivity curve. Table 2 shows that for  $n = 3$ , for example, reducing transistor dimensions such that  $C_I/C_D$  is reduced from 0.89 (BS) to 0.5 (MG) decreases power dissipation from 30.15 to 17.13 mW while the sensitivity is degraded by only 0.3 dB. However, to investigate exactly how small the receiver can become before its power

reduction is offset by the transmitter's increase in power requires appropriate calculations for power dissipation of transmitter circuits as well as the link budget.

#### IV. OPTICAL TRANSMITTER AND LINK BUDGET

##### A. LASER DIODE

Most short-reach optical links in data centers are based on VCSELs operating at 850 nm over MMF [7]. The VCSEL is an electro-optical converter that emits an optical power ( $P_{out}$ ) proportional its current ( $I_v$ ) as shown in FIGURE 9 (a), approximated as  $P_{out} = \eta(I_v - I_{th})$ , where  $\eta$  is the slope efficiency in W/A and  $I_{th}$  is the threshold current.  $I_{bias}$  is the VCSEL's biasing current which is supplied by the laser driver to transmit a binary "0". The modulation current ( $I_{mod}$ ) is the current added above the bias current to transmit a binary "1". The peak-to-peak value of the VCSEL current is  $I_{mod}$  giving an OMA of  $\eta I_{mod}$ . The output power has a diminishing return at a current of  $I_{v,max}$  that must not be exceeded to avoid spending electrical power that is not converted into optical power. On the other hand, the lower limit of the VCSEL's current is determined by the threshold current. The more the VCSEL is biased above the threshold current the faster it becomes. The diode-shaped (V-I) characteristic of the VCSEL is illustrated in FIGURE 9 (b). It can be approximated to  $V_v = V_{th} + R_v I_v$ , where  $V_v$ ,  $V_{th}$ , and  $R_v$  are the forward voltage, the threshold voltage, and the differential resistance, respectively. The V-I curve can be used to find the voltages  $V_{v,min}$  and  $V_{v,max}$  across the VCSEL terminals when its current is set to  $I_{bias}$  or  $I_{bias} + I_{mod}$ , respectively.

The static characteristics in FIGURE 9 provide an intuitive understanding of the VCSEL's operation but are not sufficient to describe its dynamic behavior and inherent nonlinearity. Therefore, a more accurate modeling of the VCSEL, driver, and packaging parasitics is considered later in this section.

##### B. LASER DIODE DRIVER

The laser diode driver (LDD) consists of two stages, the pre-driver and the driver to which the VCSEL is connected. The pre-driver decouples the large input capacitance of the driver from the signal source and provides a broadband matching with the 50  $\Omega$  environment. The main task of the driver is to provide the required current to the VCSEL. The current steering circuit in FIGURE 10 (a) is a common implementation [18]. The circuit is a differential amplifier with one side wire-bonded to the VCSEL while the other side is terminated by an on-chip dummy load. The driver is powered by  $V_{DD\_D}$ .

The VCSEL is biased by  $V_{DD\_V}$  and its DC biasing current is tuned by  $I_{bias}$ . The pre-driver is usually operated in limiting mode and therefore the driver's differential input voltage  $V_{IN}$  is sufficiently large to switch the tail current  $I_0$  to either the left or right transistor as explained using the current switch model in FIGURE 10. To transmit a binary "0", the tail current  $I_0$  in FIGURE 10 (b) is switched to the left transistor (the dummy load side). The biasing current of the VCSEL is supplied by  $V_{DD\_V}$ . To avoid DC current flowing through




FIGURE 9. VCSEL characteristics (a) P-I curve (b) V-I curve. Curves are not plotted to scale.

the load resistor of the right transistor, the DC voltage of the cathode terminal of the laser diode must be fixed at  $V_{DD\_D}$  and therefore its anode must be raised to

$$V_{DD\_V} = V_{DD\_D} + V_{v,min} \quad (6)$$

To transmit a binary "1", FIGURE 10 (c), the tail current is switched to the right transistor drawing current  $I_0$  from the parallel combination of  $R_D$  and  $R_v$ . The required tail current can be calculated from the modulation current as

$$I_0 = \frac{R_D + R_v}{R_D} I_{mod} \quad (7)$$

A small driver output resistance is required to damp any undesired ringing that can result from the supply and signal package parasitic inductance [31]. However, too small of an  $R_D$  increases the driver's power dissipation [31]. Considering this trade-off,  $R_D$  is chosen to be equal to the VCSEL's differential resistance  $R_v$  [8]. Therefore, the tail current source is equally split between the two resistors (i.e.,  $I_0 = 2I_{mod}$ ).

The maximum modulation current that can be supplied by the driver depends on the permitted output voltage range. Too large of an output voltage may break down the transistors but too small of an output may push the transistors into the triode region which in turn produces pulse-width distortion and jitter [13]. The output voltage changes from  $V_{DD\_D}$  in the case of transmitting a logic "0" to  $V_{DD\_D} - I_{mod}R_v$  in the case of transmitting a logic "1". If the output voltage is allowed to change by  $0.5V_{DD\_D}$  between the two cases, then the maximum modulation current is then calculated as  $I_{mod,max} = V_{DD\_D}/2R_v$ .

Although other, more power-efficient approaches to drive a VCSEL are possible [31], we consider this conventional implementation so that we pessimistically estimate transmitter power and the possible increase in transmitter power dissipation introduced when we design a receiver having slightly worse sensitivity, but significantly reduced power dissipation.

##### C. TRANSMITTER POWER DISSIPATION

For DC balanced non-return to zero (NRZ) data, the DC power dissipation of the transmitter including both the driver and the VCSEL can be calculated as

$$P_{DC,TX} = \frac{P_{DC,0} + P_{DC,1}}{2} \quad (8)$$

TABLE 2. Model-predicted performance for various receiver architectures.

$f_{bit} = 16 \text{ Gb/s}$ $V_s^{PP} = 50 \text{ mV}_{pp}$	Inv-TIA only			Inv-TIA + a single-stage MA			Inv-TIA + a three-stage MA		
	MG	BS	MN	MG	BS	MN	MG	BS	MN
$C_i/C_p$	0.48	0.5	1	0.5	0.65	0.95	0.5	0.89	0.99
Gain (k $\Omega$ )	0.3839	0.3837	0.3299	4.01	3.93	3.56	38.57	34.83*	33.44
$I_{n,rms}$ ( $\mu\text{A}_{rms}$ )	1.012	0.9986	0.9059	0.9165	0.8687	0.8447	0.974	0.892	0.890
PP (dB)	10.08	10.14	11.12	2.95	3.1	3.42	0.39	0.47	0.49
Noise-based Sensitivity (dBm)	-15.89	-15.95	-16.37	-16.32	-16.55	-16.68	-16.06	-16.44	-16.45
Overall Sensitivity (dBm)	-5.81	-5.81	-5.25	-13.37	-13.44	-13.26	-15.66	-15.97	-15.96
DC Power (mW)	2.35	2.45	4.90	7.34	9.40	13.80	17.13	30.15	33.58

MG: Maximum gain

BS: Best sensitivity

MN: Minimum noise

\* For  $n = 3$ , the MA's bandwidth is extended to  $1.275f_{bit}$  to reduce its gain and satisfy the linearity constraint.




FIGURE 10. Circuit and operation of the VCSEL driver (a) circuit, (b) current switch model to transmit a binary "0" and (c) to transmit a binary "1".

where  $P_{DC,0} = 2I_{mod}V_{DD,D} + I_{bias}V_{DD,V}$  and  $P_{DC,1} = I_{mod}V_{DD,D} + (I_{bias} + I_{mod})V_{DD,V}$  are the DC power required to transmit a logic "0" and "1", respectively, and  $V_{DD,V}$  is calculated by (6). As  $V_{DD,D}$  is set by the nominal supply voltage of the CMOS technology, the above equation reveals that the transmitter power increases at higher data rates, poorer receiver sensitivity, and less efficient optical devices.

### D. VCSEL AND DRIVER MODELING

The dynamic behavior of the VCSEL is described by a second-order transfer function obtained by solving the rate equations as [32]

$$\frac{P_{out}}{I_v} = constant \frac{f_r^2}{f_r^2 - f^2 + j\left(\frac{f}{2\pi}\right)\gamma_v} \quad (9.a)$$

$$f_r = D_v\sqrt{I_v - I_{th}}, \quad \gamma_v = K_v f_r^2 + \gamma_{v,0} \quad (9.b)$$

where  $f_r$  and  $\gamma_v$  are the relaxation frequency and damping factor of the VCSEL.  $D_v$  and  $K_v$  are the D-factor and the K-factor, respectively. The VCSEL bandwidth can be increased by increasing the VCSEL current until it becomes limited by the increased damping factor. As  $I_v$  changes from  $I_{bias}$  (to transmit a binary 0) to  $I_{bias} + I_{mod}$  (to transmit a binary 1) the bandwidth also changes. This inherent non-linearity of the VCSEL is modeled in [32] as shown in FIGURE 11. The description and values of different model parameters are summarized in Table 3. The model consists of an electrical part that accounts for electrical parasitics and an optical part that accounts for the VCSEL's nonlinear optical dynamics. The optical part of the model is a

second-order RLC circuit with signal-dependent oscillation frequency and damping factor, driven by a current-dependent voltage source. The emitted power  $P_{out}$  is measured by the voltage across the capacitor  $C_V$ . Therefore, comparing the transfer function from the voltage source to the output with (9) while arbitrarily fixing  $C_V$  at 100 fF, allows  $R_V$  and  $L_V$  to be calculated as a function of the current flowing through the VCSEL's junction ( $R_j$ ) as given in Table 3.

For accurate modeling of the VCSEL, the P-I characteristics, the relation between the resonance frequency and square root of bias current above the threshold, and the relation between damping factor and the resonance frequency squared are extracted from the measured performance in [33] as polynomial functions. These functions are then used in the calculation of the model's optical parameters. A Verilog-A code is used to implement the optical part of the model and therefore the values of the current-dependent voltage source,  $R_V$ , and  $L_V$  are updated each simulation time-step to account for the VCSEL's signal-dependent behavior. FIGURE 11 also shows the model of the driver's output impedance ( $R_o$  and  $C_o$ ), and packaging inductance ( $L_{pkg1}$  and  $L_{pkg2}$ ) between the driver and VCSEL chip. The model-generated P-I characteristic, and modulation response at various values of the VCSEL current are shown in FIGURE 12 (a)-(b), respectively, excluding the effect of the driver impedance and packaging inductance. Both figures are in good agreement with the measured performance in [33] which validates the accuracy of the VCSEL model. The work in [33] is used because it provides the most complete set of measurements that allows for accurate modeling of the VCSEL.

The main objective of modeling the transmitter is to choose the bias and modulation conditions of the VCSEL considering all parameters that could degrade the transmitted signal quality. This allows the power dissipation of the transmitter to be accurately calculated. To do so,  $I_{mod}$  and  $I_{bias}$  are chosen based on eye diagram simulations at the output of the transmitter. For example, FIGURE 13 shows the simulation results for the eye diagrams at the transmitter output for data rates of 16 Gb/s and 25 Gb/s, a bias current of 4 mA, and a modulation current of 1 mA.

The OMA is measured by the internal vertical eye-opening which is less than  $\eta_{max}I_{mod} = 0.78 \text{ mW}$ . This calculation



TABLE 3. VCSEL and driver model parameters.

Parameter	Description	Value	Unit
<b>VCSEL's electrical parameters</b>			
$R_j$	Junction resistance	50-40	$\Omega$
$C_j$	Junction capacitance	270	fF
$R_s$	DBR mirror resistance	35	$\Omega$
$R_p$	Pad resistance.	1	$\Omega$
$C_p$	Pad capacitance	10	fF
The sum of $R_j$ and $R_s$ is the VCSEL's differential resistance $R_v$ .			
<b>VCSEL's optical parameters</b>			
$\eta_{max}$	Maximum slope efficiency	0.78	W/A
$I_{th}$	Threshold current	0.6	mA
$C_v$	A second-order circuit with signal-dependent damping factor and oscillation frequency to account for the VCSEL's optical dynamics.	100	fF
$L_v$		$\frac{1}{4\pi^2 C_v f_c^2}$	
$R_v$		$\frac{\gamma_v}{4\pi^2 C_v f_c^2}$	
<b>Driver and wire inductance</b>			
$R_o$	Driver's output resistance taken equal to the VCSEL's differential resistance $R_v$	85	$\Omega$
$C_o$	Driver's output capacitance	150	fF
$L_{pkg1\&2}$	Bonding wire inductance	1	nH




FIGURE 11. Complete model of the driver, package, and VCSEL.

of the OMA accurately accounts for the impact of ringing and inter-symbol interference on the quality of the transmitted signal.

**E. LINK BUDGET**

The emitted OMA from the laser must be sufficiently large that despite link losses and penalties, the received optical power exceeds the receiver's sensitivity limit. An example of a link budget in a short-reach optical link is given in [9]. In the worst scenario, losses and penalties can add up to 10.6 dB, including 1 dB of aging and end-of-life penalty. A margin of 2 dB above the receiver sensitivity limit at BER of  $10^{-12}$  is also considered to ensure that the BER is achieved even with some process, voltage, or temperature (PVT) variations or in case of some of the losses or penalties were underestimated. Therefore, the link budget totals up to 12.6 dB, meaning that the launched OMA must be 12.6 dB larger than the receiver sensitivity limit at a BER of  $10^{-12}$ .

**V. OPTIMIZATION PROCEDURE AND LINK EVALUATION**

At this point, we can calculate the DC power dissipation of all active parts of the link (TIA, MA, VCSEL, and LDD) for a given data rate and optical channel (PD, MMF, and VCSEL). Table 4 shows the procedure, values, and bounds




FIGURE 12. Modeled VCSEL performance excluding driver and package (a) P-I curve, and (b) modulation response at various values of VCSEL current.




FIGURE 13. Model-generated eye diagrams at the output of the transmitter considering the driver, package, and VCSEL for  $I_{bias} = 4$  mA,  $I_{mod} = 1$  mA and (a)  $f_{bit} = 16$  Gb/s, and (b)  $f_{bit} = 25$  Gb/s.

used to calculate the energy efficiency of the receiver (RX), transmitter (TX), and overall link as a function of  $C_I/C_D$ .

**A. LINK EVALUATION FOR MODERATE DATA RATE AND SWING REQUIREMENT**

FIGURE 14 shows the calculated efficiency as a function of  $C_I/C_D$  for a data rate of 16 Gb/s, swing requirement of 50 mV<sub>pp</sub> (to attain a single-ended receiver output voltage  $\geq 100$  mV<sub>pp</sub> [8]), and receiver architectures with a single-stage and a three-stage main amplifier. The vertical lines indicate the locations of the receiver's minimum noise (MN), best sensitivity (BS), and maximum gain (MG) obtained in Section III. The bold markers indicate the minima of the corresponding curve.

The TX energy dissipation naturally reaches a minimum value at the receiver's size that achieves the best receiver sensitivity, since this size minimizes the modulation current of the VCSEL and hence the TX's power dissipation. Note that the VCSEL's bias current depends on the VCSEL diode and the data rate but not on the receiver's sensitivity. More importantly, the overall link's energy dissipation reaches a minimum at a narrower receiver size than that required to minimize the TX energy dissipation. This can be explained as follows: as the receiver's width increases, its power dissipation quickly dominates the link's energy efficiency. On the other hand, the TX energy efficiency curves show less variation against the receiver size as a result of the shallowness of the sensitivity curves in FIGURE 8. This allows for significantly shrinking the receiver size before its power reduction is

offset by the transmitter’s increase in power due to increased modulation current requirements.

Due to the moderate data rate and swing requirements, a single MA stage is sufficient to optimize the performance. For  $n = 1$ , Table 5 and FIGURE 14 indicate that the link achieves an efficiency of 1.51 pJ/bit and 1.79 pJ/bit when the receiver is optimized for sensitivity ( $C_I/C_D = 0.65$ ) and noise ( $C_I/C_D = 0.95$ ), respectively. Downsizing the receiver to  $C_I = 0.28C_D$ , improves the efficiency to 1.24 pJ/bit. This clearly implies that energy-efficient links require low-power receivers with transistor size smaller than that required for optimized sensitivity or noise performance. Table 5 also shows that as  $n$  increases, the receiver must employ smaller transistors to compensate for the increased power caused by the increased number of stages. For  $n = 3$ , the link achieves an optimum efficiency of 1.38 pJ/bit at  $C_I/C_D = 0.2$ , 1.54 pJ/bit better than the efficiency achieved when the receiver’s noise is optimized at  $C_I/C_D = 0.99$ .

**B. LINK EVALUATION FOR HIGH DATA RATE AND SWING REQUIREMENTS**

The optimization of the link is repeated for a data rate of 25 Gb/s and a swing of 100 mV<sub>pp</sub> (to attain a single-ended receiver output voltage  $\geq 100$  mV<sub>pp</sub> [8]), as shown in FIGURE 15. The hollow markers in the figure indicate the points where the required OMA exceeds the transmitter capability, limited by the maximum modulation current that the LDD can provide. Therefore, in FIGURE 15 (a),  $V_{DD,D}$  is increased to 1.2 V to increase  $I_{mod,max}$  to 7.1 mA<sub>pp</sub>. At this high data rate, the bandwidth requirements of the receiver’s front-end (TIA/MA) become more difficult to meet in the given CMOS processes which limit its gain. This in addition to the increased swing requirement moves the receiver’s BS point toward the MG point and three MA stages become required to optimize the link performance. Table 5 and FIGURE 15 (b) show that the link with  $n = 3$  achieves an efficiency of 1.90 pJ/bit and 2.55 pJ/bit when the receiver is optimized for sensitivity ( $C_I/C_D = 0.83$ ) and noise ( $C_I/C_D = 1.29$ ), respectively. The efficiency is improved to 1.41 pJ/bit when the receiver is downsized to  $C_I = 0.38C_D$ , confirming that transistor size much smaller than the noise-optimum size and even smaller than that required for optimized sensitivity is needed for optimal energy efficiency. Table 5 also indicates that a larger number of gain stages in the receiver reduces modulation current requirements which is desirable for long-term reliability of the VCSEL.

**VI. VALIDATION OF MODEL ACCURACY**

To validate the accuracy of the presented model and optimization procedure, receivers with a single-stage and a three-stage MA are designed and simulated in Cadence Spectre. The circuit parameters ( $N_{finger}$ ,  $R_{F,TIA}$ , and  $R_{F,CH}$ ) required to achieve the best energy-efficiency of the overall link are obtained from the Matlab code, then used in circuit simulations.

**TABLE 4. Optimization procedure and bounds.**

Step	Description		Value and Bounds <sup>(1)</sup>
1	Give data rate and parameters of optical devices	Data rate $f_{bit}$	16 GHz
		PD capacitance $C_D$	200 fF
		PD responsivity $\mathcal{R}_{pd}$	0.55 A/W
		VCSEL and driver model	Table III and FIGURE 11
		Link budget (LB)	12.6 dB
2	Set the width of the TIA by choosing a single value for $N_{finger}$		$N_{finger}$ changes from 1 to 100
3	Find $R_{F,MA}$ that achieves MA’s bandwidth of $f_{bit}$ . Then, find $R_{F,TIA}$ that sets the receiver’s overall bandwidth to $0.5f_{bit}$		
4	Calculate	RX DC power $P_{DC,RX}$ (5)	$V_{DD,RX} = 1$ V
		RX sensitivity $OMA_{RX}^{sens}$	Using (4)
5	Calculate the required $OMA_{TX}$ based on the calculated $OMA_{RX}^{sens}$ , and link budget provided in Step 1		$OMA_{TX} = OMA_{RX}^{sens} + LB$
6	Calculate the VCSEL’s bias and modulation currents	$I_{mod}$ is determined by the required OMA while $I_{bias}$ is chosen to achieve the best quality of the eye diagram at the TX output	$I_{bias} > I_{th}$
			$I_{mod} < I_{mod,max}$ & $(I_{bias} + I_{mod}) < I_{v,max}$
7	Calculate the TX DC power $P_{DC,TX}$ (8)		$V_{DD,D} = 1$ V
8	Scatter plot the energy efficiency of the receiver, transmitter, and the overall link as a function of TIA’s width.		
9	Repeat Steps 2 to 8 for a different value of $N_{finger}$		


(1) These values are used in simulations unless mentioned otherwise. The effect of changing these initial values is studied in Section VI.

**A. AC SIMULATIONS**

FIGURE 16 shows Spectre simulated frequency responses of the TIA, MA, and the overall FE for various data rates and receiver architectures. The simulated and modeled results of the bandwidth, gain, and input-referred noise of the overall FE are in good agreement for all comparison scenarios with a maximum error of less than 1 GHz, 2 dB $\Omega$ , and 0.12  $\mu$ A<sub>rms</sub>, respectively. Further, the bandwidths of the TIA, MA, and the overall FE are approximately  $0.5f_{bit}$ ,  $f_{bit}$ , and  $0.4f_{bit}$ , respectively, in good agreement with the guidelines presented in [34] for designing full bandwidth optical receivers.

**B. TRANSIENT SIMULATIONS**

The TX model in FIGURE 11 is used with the designed receivers to simulate the eye diagrams at the output of the receivers as shown in FIGURE 17. The output power of the TX (the voltage across  $C_V$ ) is converted to a current by an ideal voltage-controlled current source (VCCS), then fed to the RX input. The VCCS has a gain of 30.225 mA/V to account for the link budget (12.6 dB) and the photodiode responsivity (0.55 A/W). The internal vertical eye-opening (IVEO) is better than 88 % and 80 % of the peak-to-peak output ( $V_{out,pp}$ ) required for a BER of  $10^{-12}$  at 16 Gb/s and 25 Gb/s, respectively.  $V_{out,pp}$  is calculated from circuit simulations as  $V_{out,pp} = SNRV_{n,rms} + V_s^{PP}$ , where  $V_{n,rms}$  is the simulated rms output-referred noise voltage. The close



**FIGURE 14.** Energy efficiency as a function of  $C_1/C_D$  for  $f_{bit} = 16$  Gb/s,  $V_S^{PP} = 50$  mV<sub>pp</sub>, and (a)  $n = 1$  and (b)  $n = 3$ .

agreement between the IVEO and the  $V_{out,pp}$  validates the accuracy of the presented optimization procedure.


The absence of amplitude peaking, and the sufficiently wide bandwidth observed in frequency domain (FIGURE 16) translate to a lack of ringing and a negligible inter-symbol interference (ISI) in time domain simulations. As a result, the top eye diagrams in FIGURE 17 shows wide horizontal openings and consequently low deterministic jitter. The closure in the bottom eye diagrams is mainly caused by the distortion in the transmitted signal as evident by FIGURE 13 (b). At 25 Gb/s a VCSEL driver would often employ equalization. In this work, equalization was ruled out to constrain the problem. Finally, FIGURE 17 shows that the single-ended output voltage ranges from 96 mV<sub>pp</sub> to 450 mV<sub>pp</sub>, depending on data rate and receiver architecture. This means that our assumptions for the swing requirements  $V_S^{PP}$  led to similar or even more conservative results compared to [8].

### C. PROCESS AND TEMPERATURE VARIATIONS


The overall gain and bandwidth of a receiver with  $n = 3$  are simulated under process corners for various temperatures as shown in FIGURE 18. In FIGURE 18 (a) and (b) the receiver is sized with  $C_1/C_D = 0.38$  and  $C_1/C_D = 0.83$  to minimize the power dissipation of the link and to achieve best receiver's sensitivity, respectively. Comparing the results in FIGURE 18 (a) and (b) indicates that downsizing the receiver does not change how the circuit behaves under process and temperature variations. To overcome these variations, the feedback resistors in the TIA and the MA can be made tunable. It should be noted that we have considered a margin of 2 dB above the receiver sensitivity limit at BER of  $10^{-12}$  to ensure that the BER is achieved even if the nominal performance is not fully restored after tuning the circuit parameters.

### VII. DISCUSSION

The initial values in Table 4 greatly impact the link energy-efficiency. This section investigates the impact of several parameters such scaling of the MA, technology advances, and higher pulse amplitude modulation on the receiver power-sensitivity trade-off. The performance of the link across a broad range of technologies and data rates is summarized in Table 6.



**FIGURE 15.** Energy efficiency as a function of  $C_1/C_D$  for  $f_{bit} = 25$  Gb/s,  $V_S^{PP} = 100$  mV<sub>pp</sub>, and (a)  $n = 1$  ( $V_{DD,D}$  is increased to 1.2 V) and (b)  $n = 3$ .




**FIGURE 16.** Spectre simulated frequency responses of the overall FE, TIA (left axis), and the MA (right axis) for various data rates and receiver architectures. The two numbers under each curve indicate the gain and the bandwidth, respectively.

### A. SCALING THE MA AMPLIFIER

Simulations in FIGURE 15 are performed for  $MASF = 1$ . These simulations are repeated for various values of the MASF. Compared to  $MASF = 1$ , simulation results show that up- and down-scaling the MA relative to the TIA pushes the  $C_1$  that minimizes the power dissipation of the overall link toward a smaller and a larger value, respectively. For example, at  $MASF = 0.25, 1, \text{ and } 1.5$ , the link's power dissipation is minimized at  $C_1/C_D$  of 0.5, 0.38, and 0.34, respectively. For these values of the MASF, the best receiver sensitivity is achieved at  $C_1/C_D$  of 0.9, 0.83, and 0.8, respectively. This indicates that the receiver size that achieves the best energy efficiency of the overall link is well below that required to achieve the best receiver sensitivity for all values of the MASF.






**FIGURE 17.** Simulation results for the eye diagrams at the receiver output for various data rates and receiver architectures. The circuit parameters and the required peak-to-peak output voltage are also listed for each eye.

**B. ADVANCES IN PHOTONIC AND INTERCONNECT TECHNOLOGIES**

Advanced photonic and interconnect technologies are assumed where the photodiode and pad capacitance and the photodiode responsivity are changed to 120 fF and 0.8 A/W, respectively. The link budget is reduced to 8.6 dB. Signal degradation due to package inductance is ignored. The VCSEL is assumed to have sufficient bandwidth allowing its slope efficiency to be calculated by its maximum value of 0.78 W/A instead of being calculated from the eye-diagram simulations as in Section V (see FIGURE 12). This advanced platform is used with the extracted parameters for the CMOS inverter in Table 1 to evaluate the link performance for various data rates and swing requirements as shown in FIGURE 19 (a). These factors significantly improve the link’s energy efficiency and allow for further reducing the receiver power. For example, at 25 Gb/s, the energy dissipation of the link in FIGURE 19 (a) reaches a minimum for  $n = 1$  and  $C_I/C_D = 0.4$  compared to  $n = 3$  and  $C_I/C_D = 0.38$  for the link in FIGURE 15 where a typical photonic platform is used as shown in Table 6. The table also shows that at lower data rates, the optimum energy efficiency of the overall link is achieved by drastically undersizing the receiver far from the capacitive matching rule. Downsizing the receiver improves the efficiency of the overall link by 0.27 pJ/bit and 0.52 pJ/bit at 25 Gb/s, and at 10 Gb/s, respectively.

**C. ADVANCES IN CMOS TECHNOLOGY**

As CMOS technology scales, the peak transit frequency improves. Further, FinFET processes overcome the low intrinsic gain in scaled-CMOS technologies and offer an improved transconductance to drain current ratio [35].



**FIGURE 18.** Simulated performance for a receiver with  $n = 3$  under process and temperature variations with receiver sized to (a) minimize the power dissipation of the link (b) achieve best receiver’s sensitivity.

To capture these effects, the parasitic capacitances in Table 1 are scaled by a factor of  $0.5\times$  while the transconductance, and the output resistance are unchanged. This has an effect of doubling the transit frequency at the biasing point to  $f_T = 114$  GHz while keeping the DC gain of the inverter fixed at  $A_0 = 6.2$  V/V. Further, the supply voltage,  $P_{DC,1\mu m}$ , and the excess noise factor are assumed to be 0.8 V, 0.058 mW/ $\mu m$ , and 2, respectively. This hypothetical CMOS technology is used with the typical photonic platform in Table 4 to evaluate the link performance for various data rates and swing requirements as shown in FIGURE 19 (b). Advances in CMOS technology improve the sensitivity of the receiver and reduce the DC power dissipation on both the receiver and the transmitter. This in turn improves the link’s energy efficiency and allows for further shrinking the receiver below its noise-optimum size. As a result, at 25 Gb/s, the energy dissipation of the link in FIGURE 19 (b) reaches a minimum value for a receiver with  $n = 1$  and  $C_I/C_D = 0.27$ , compared to  $n = 3$  and  $C_I/C_D = 0.38$  for the link in FIGURE 15 where 65 nm CMOS technology is used. Table 6 shows that selecting  $C_I/C_D$  based on link efficiency rather than noise optimization improves energy efficiency by 0.55 pJ/bit and 1.14 pJ/bit at 25 Gb/s, and at 10 Gb/s, respectively. As expected, more improvement is observed compared to FIGURE 19 (a) because of the use of higher  $C_D$ .

**D. BONDWIRE INDUCTANCE AND MULTI-STAGE INV-TIA**

The input-referred noise current of shunt feedback TIAs as a function of the circuit’s input capacitance for a fixed parasitic capacitance, considering the impact of bondwire inductance is studied in [15]. The work concluded that for the range  $0.2C_D < C_I < 2C_D$  the noise is very close to the optimum value. The width of the input device was chosen to be one-fifth of the photodiode capacitance, reducing the power dissipated while maintaining a near-optimal noise performance. This conclusion coincides with our findings.

The Inv-TIA can be implemented by cascading three inverters within the feedback loop to achieve a high dc gain  $A_0$ . This large  $A_0$  allows the TIA to employ a much larger feedback resistor and, consequently, reduces its noise contribution. The need to design this TIA with input capacitance




**TABLE 5.** Performance comparison between the receiver’s best sensitivity and link’s est energy efficiency design points.

	$f_{bit} = 16 \text{ Gb/s}$ and $V_s^{pp} = 50 \text{ mV}_{pp}$				$f_{bit} = 25 \text{ Gb/s}$ and $V_s^{pp} = 100 \text{ mV}_{pp}$			
	$n = 1$		$n = 3$		$n = 1 (V_{DD,D} = 1.2 \text{ V})$		$n = 3$	
	BS	BEL	BS	BEL	BS	BEL	BS	BEL
$C_I/C_D$	0.65	0.28	0.89	0.2	0.75	0.52	0.83	0.38
RX power (mW)	9.4	4.11	30.15	6.85	10.87	7.64	28.1	13.02
$I_{mod}$ (mA)	1.15	1.49	0.62	1.31	6.6	6.96	2.76	3.71
$I_{bias}$ (mA)	4	4	4	4	4	4	4	4
TX power (mW)	14.72	15.71	13.18	15.19	33.93	35.12	19.4	22.19
Link power (mW)	24.11	19.82	43.33	22.04	44.8	42.76	47.5	35.2

BS: Best receiver sensitivity    BEL: Best energy efficiency of the link

**TABLE 6.** Link performance across a broad range of technologies and data rates.

		65 nm CMOS and Typical Photonics			65 nm CMOS and Advanced Photonics			Advanced CMOS and Typical Photonics		
$f_{bit}$ (Gb/s)		10	16	25	10	16	25	10	16	25
Best Link Efficiency	$n$	1	1	3	1	1	1	1	1	1
	$C_I/C_D$	0.18	0.28	0.38	0.13	0.24	0.40	0.11	0.16	0.27
	Link Efficiency (pJ/bit)	1.63	1.24	1.41	1.32	0.897	0.73	1.44	1.06	0.96
If RX MN is maintained	$C_I/C_D$	0.77	0.95	1.29	0.77	0.97	1.24	0.82	0.95	1.12
	Link Efficiency (pJ/bit)	2.41	1.79	2.55	1.84	1.23	1.00	2.58	1.82	1.51



**FIGURE 19.** Link performance at various data rates and swing requirements (a) using 65 nm CMOS technology and advanced photonic and interconnect technologies (b) using advanced CMOS technology and typical photonic and interconnect technologies. A receiver with a single-stage MA is used for both simulations.

far below the capacitive matching rule is recognized in [12], where the utilized TIA has  $C_I$  of only 20% of  $C_D$  to reduce the TIA power dissipation at the expense of a minor degradation in the sensitivity (0.3 dB). Hence, our findings are consistent with those for the TIA with a multi-stage feedforward amplifier.

**E. HIGHER PULSE AMPLITUDE MODULATION**

Higher pulse amplitude modulation (PAM) is emerging as a more bandwidth-efficient modulation scheme. PAM-4, for example, encodes two bits of information per symbol, allowing links to double the throughput using the same symbol rate as PAM-2. However, the need to resolve closely adjacent voltage levels at the receiver makes receiver sensitivity an important feature. Thus, PAM-4 receivers favor a larger

$C_I$  compared to their PAM-2 counterparts. However, simulation results show that the  $C_I$  that minimizes the overall power dissipation in PAM-4 link is still smaller than the noise-optimum size. In PAM-4 links, VCSEL bandwidth and linearity are also important considerations. A nonlinear equalization scheme is proposed in [32] to allow the VCSEL to be driven at a low bias current to improve its bandwidth efficiency while maintaining a linear operation.

**VIII. CONCLUSION**

The sensitivity-power trade-off in optical receivers is analyzed to minimize the energy-per-bit dissipation for the overall link. The sensitivity is calculated as a function of the receiver’s input capacitance relative to the detector capacitance for various receiver architectures, data rates, and swing requirements. The observed shallowness of the sensitivity curves around their minima suggests that maintaining the capacitive matching rule to optimize the noise performance leads to a significant degradation in the energy-efficiency of the receiver for a minor improvement in the sensitivity. This observation motivated the investigation of how small the receiver can become, sacrificing its optimal noise performance, before its power reduction is offset by the transmitter’s increase in power. For that purpose, accurate modeling for the transmitter and link budget is presented. Table 6 shows that across a broad range of technologies and data rates, simulation results show that the optimum energy-efficiency of the overall link is achieved by drastically under sizing the receiver far from its noise-optimum size.

In links that deploy PAM-4 or poorer photonic devices, receiver sensitivity becomes a crucial parameter. As a result,

these links may favor receivers with larger  $C_I$ . In these links, receivers can be operated at the lower end of the shallow part of their sensitivity curves defined by the maximum gain (MG) point. The MG point is also the reasonable choice if designers do not have complete knowledge about the transmitter side and/or the link budget.

## ACKNOWLEDGMENT

The authors would like to thank CMC Microsystems, for providing access to CAD tools and also would like to thank T. Obuchowicz for CAD support.

## REFERENCES

- [1] Cisco Global Cloud Index: Forecast and Methodology, 2016–2021 White Paper. Accessed: Aug. 4, 2022. [Online]. Available: [https://virtualization.network/Resources/Whitepapers/0b75cf2e-0c53-4891-918e-b542a5d364c5\\_white-paper-c11-738085.pdf](https://virtualization.network/Resources/Whitepapers/0b75cf2e-0c53-4891-918e-b542a5d364c5_white-paper-c11-738085.pdf)
- [2] S. Daneshgar, H. Li, T. Kim, and G. Balamurugan, "A 128 Gb/s, 11.2 mW single-ended PAM4 linear TIA with  $2.7 \mu A_{rms}$  input noise in 22 nm FinFET CMOS," *IEEE J. Solid-State Circuits*, vol. 57, no. 5, pp. 1397–1408, May 2022.
- [3] *IEEE P802.3bs 400GbE*. Accessed: Aug. 4, 2022. [Online]. Available: <http://www.ieee802.org/3/bs/>
- [4] J. A. Kash, A. F. Benner, F. E. Doany, D. M. Kuchta, B. G. Lee, P. K. Pepljugoski, L. Schares, C. L. Schow, and M. Taubenblatt, "Optical interconnects in exascale supercomputers," in *Proc. 23rd Annu. Meeting IEEE Photonics Soc.*, Denver, CO, USA, Nov. 2010, pp. 483–484.
- [5] J. E. Proesel, B. G. Lee, C. W. Baks, and C. L. Schow, "35-Gb/s VCSEL-based optical link using 32-nm SOI CMOS circuits," in *Proc. Opt. Fiber Commun. Conf./National Fiber Optic Eng. Conf.*, Anaheim, CA, USA, 2013, pp. 1–3.
- [6] H. Liu, C. F. Lam, and C. Johnson, "Scaling optical interconnects in datacenter networks opportunities and challenges for WDM," in *Proc. 18th IEEE Symp. High Perform. Interconnects*, Mountain View, CA, USA, Aug. 2010.
- [7] J. A. Tatum, D. Gazula, L. A. Graham, J. K. Guenter, R. H. Johnson, J. King, C. Kocot, G. D. Landry, I. Lyubomirsky, A. N. MacInnes, E. M. Shaw, K. Balemarthy, R. Shubochkin, D. Vaidya, M. Yan, and F. Tang, "VCSEL-based interconnects for current and future data centers," *IEEE/OSA J. Lightw. Technol.*, vol. 33, no. 4, pp. 727–732, Feb. 15, 2015.
- [8] J. E. Proesel, B. G. Lee, A. V. Rylyakov, C. W. Baks, and C. L. Schow, "Ultra-low-power 10 to 28.5 Gb/s CMOS-driven VCSEL-based optical links [invited]," *IEEE/OSA J. Opt. Commun. Netw.*, vol. 4, no. 11, pp. B114–B123, Nov. 2012.
- [9] J. E. Proesel, Z. Toprak-Deniz, A. Cevrero, I. Ozkaya, S. Kim, D. M. Kuchta, S. Lee, S. V. Rylov, H. Ainspan, T. O. Dickson, J. F. Bulzacchelli, and M. Meghelli, "A 32 Gb/s, 4.7 pJ/bit optical link with  $-11.7$  dBm sensitivity in 14-nm FinFET CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 4, pp. 1214–1226, Apr. 2018.
- [10] P.-J. Peng, H.-E. Huang, W.-C. Huang, P.-L. Lee, M.-W. Lin, Y.-Z. Juang, and S.-H. Tseng, "A 56-Gb/s PAM-4 optical transceiver with nonlinear FFE for VCSEL driver in 40 nm CMOS," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Busan, South Korea, Nov. 2021, pp. 1–3.
- [11] W.-H. Ho, Y.-H. Hsieh, B. Murmann, and W.-Z. Chen, "A 32 Gb/s PAM-4 optical transceiver with active back termination in 40 nm CMOS technology," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Seville, Spain, Oct. 2020, pp. 1–4.
- [12] M. Mansuri, R. Inti, J. Kennedy, J. Qiu, C.-M. Hsu, J. Sharma, H. Li, B. Casper, and J. Jaussi, "A scalable 32–56 Gb/s 0.56–1.28 pJ/b voltage-mode VCSEL-based optical transmitter in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 57, no. 3, pp. 757–766, Mar. 2022.
- [13] E. Säckinger, *Broadband Circuits for Optical Fiber Communication*. Hoboken, NJ, USA: Wiley, 2005.
- [14] E. Säckinger, "On the noise optimum of FET broadband transimpedance amplifiers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 12, pp. 2881–2889, Dec. 2012.
- [15] A. A. Abidi, "On the noise optimum of gigahertz FET transimpedance amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-22, no. 6, pp. 1207–1209, Dec. 1987.
- [16] M. G. Ahmed, M. Talegaonkar, A. Elkholy, G. Shu, A. Elmallah, A. Rylyakov, and P. K. Hanumolu, "A 12-Gb/s  $-16.8$ -dBm OMA sensitivity 23-mW optical receiver in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 445–457, Feb. 2018.
- [17] A. Emami, "Optical interconnects: Design and analysis," in *Proc. Opt. Fiber Commun. Conf.*, Los Angeles, CA, USA, 2017, Paper W4L.1.
- [18] J. Proesel, C. Schow, and A. Rylyakov, "25 Gb/s 3.6 pJ/b and 15 Gb/s 1.37 pJ/b VCSEL-based optical links in 90 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, USA, Feb. 2012, pp. 418–420.
- [19] A. H. Ahmed, A. Sharkia, B. Casper, S. Mirabbasi, and S. Shekhar, "Silicon-photonics microring links for datacenters—Challenges and opportunities," *IEEE J. Sel. Topics Quantum Electron.*, vol. 22, no. 6, pp. 194–203, Nov. 2016.
- [20] K. T. Settaluri, C. Lalau-Keraly, E. Yablonovitch, and V. Stojanović, "First principles optimization of opto-electronic communication links," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 5, pp. 1270–1283, May 2017.
- [21] D. Abdelrahman. *Modeling and Design of High-Speed CMOS Receivers for Short-Reach Photonic Links*. Accessed: Apr. 18, 2022. [Online]. Available: [https://spectrum.library.concordia.ca/id/eprint/9882371/1/Abdelrahman\\_PhD\\_S2021.pdf](https://spectrum.library.concordia.ca/id/eprint/9882371/1/Abdelrahman_PhD_S2021.pdf)
- [22] M. M. P. Fard, O. Liboiron-Ladouceur, and G. E. R. Cowan, "1.23-pJ/bit 25-Gb/s inductor-less optical receiver with low-voltage silicon photodetector," *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1793–1805, Jun. 2018.
- [23] K. Lakshmi Kumar, A. Kurylak, M. Nagaraju, R. Booth, and J. Pampanin, "A process and temperature insensitive CMOS linear TIA for 100 Gbps/λ PAM-4 optical links," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, San Diego, CA, USA, Apr. 2018, pp. 3180–3190.
- [24] D. Li, G. Minoia, M. Repossi, D. Baldi, E. Temporiti, A. Mazzanti, and F. Svelto, "A low-noise design technique for high-speed CMOS optical receivers," *IEEE J. Solid-State Circuits*, vol. 49, no. 6, pp. 1437–1447, Jun. 2014.
- [25] S. Saeedi, S. Menezo, G. Pares, and A. Emami, "A 25 Gb/s 3D-integrated CMOS/silicon-photonics receiver for low-power high-sensitivity optical communication," *J. Lightw. Technol.*, vol. 43, no. 12, pp. 2924–2933, Jun. 2016.
- [26] I. Ozkaya, A. Cevrero, P. A. Francese, C. Menolfi, T. Morf, M. Brändli, D. M. Kuchta, L. Kull, C. W. Baks, J. E. Proesel, M. Kossel, D. Luu, B. G. Lee, F. E. Doany, M. Meghelli, Y. Leblebici, and T. Toifl, "A 64-Gb/s 1.4-pJ/b NRZ optical receiver data-path in 14-nm CMOS FinFET," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3458–3473, Dec. 2017.
- [27] P. Dash, "A variable bandwidth, power-scalable optical receiver front-end," M.S. thesis, Dept. Elect. Comput. Eng., Concordia Univ., Montreal, QC, Canada, 2013. Accessed: Dec. 7, 2020. [Online]. Available: <https://spectrum.library.concordia.ca/977824/>
- [28] S. Galal and B. Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18- $\mu$ m CMOS technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2138–2146, Dec. 2003.
- [29] B. Razavi, *Design of Integrated Circuits for Optical Communications*. New York, NY, USA: McGraw-Hill, 2003.
- [30] E. Sackinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," *IEEE J. Solid State Circuits*, vol. 35, no. 12, pp. 1884–1888, Dec. 2000.
- [31] A. S. Ramani, S. Nayak, and S. Shekhar, "A differential push-pull voltage mode VCSEL driver in 65-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 11, pp. 4147–4157, Nov. 2019.
- [32] M. Raj, M. Monge, and A. Emami, "A modelling and nonlinear equalization technique for a 20 Gb/s 0.77 pJ/b VCSEL transmitter in 32 nm SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1734–1743, Aug. 2016.
- [33] P. Westbergh, J. S. Gustavsson, Å. Haglund, M. Skold, A. Joel, and A. Larsson, "High-speed, low-current-density 850 nm VCSELs," *IEEE J. Sel. Topics Quantum Electron.*, vol. 15, no. 3, pp. 694–703, Jun. 2009.
- [34] D. Abdelrahman and G. E. R. Cowan, "Noise analysis and design considerations for equalizer-based optical receivers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 3201–3212, Aug. 2019.
- [35] J. Li, X. Zheng, A. V. Krishnamoorthy, and J. F. Buckwalter, "Scaling trends for picojoule-per-bit WDM photonic interconnects in CMOS SOI and FinFET processes," *J. Lightw. Technol.*, vol. 34, no. 11, pp. 2730–2742, Jun. 1, 2016.

**DIAAELDIN ABDELRAHMAN** received the B.Sc. and M.Sc. degrees in electrical engineering, electronics and communications from Assiut University, Assiut, Egypt, in 2010 and 2015, respectively, and the Ph.D. degree in electrical and computer engineering from Concordia University, Montreal, QC, Canada, in 2021. He is currently an Assistant Professor with Assiut University. He has authored or coauthored several scientific publications. His current research interest includes high-performance integrated circuits for optical links.



**GLENN E. R. COWAN** (Member, IEEE) received the B.A.Sc. degree from the University of Waterloo, Waterloo, ON, Canada, in 1999, and the M.S. and Ph.D. degrees from Columbia University, New York, NY, USA, in 2001 and 2005, respectively. During his Graduate studies, he was an Intern with Philips Research, Briarcliff Manor, NY, USA. In 2005, he joined the Communications Technology Department, IBM T. J. Watson Research Center, Yorktown Heights, NY, USA.

In 2007, he joined the Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada, where he is currently a Professor. His research interests include low-power mixed-signal circuits for electrical and optical links and mixed-signal computation. At Columbia, he was a recipient of the Analog Device's Outstanding Student Designer Award, in 2003, and was a recipient of the Eliahu I. Jury Award for outstanding achievement by a Graduate student in the areas of systems, communications, or signal processing, in 2005.

...



**ODILE LIBOIRON-LADOUCEUR** (Senior Member, IEEE) received the B.Eng. degree in electrical engineering from McGill University, Montreal, QC, Canada, in 1999, and the M.S. and Ph.D. degrees in electrical engineering from Columbia University, New York, NY, USA, in 2003 and 2007, respectively. She is currently an Associate Professor and the Canada Research Chair of Photonics Interconnect with the Department of Electrical and Computer Engineering,

McGill University. She holds seven issued U.S. patents and coauthored over 90 peer-reviewed journal articles and 135 papers in conference proceedings. She gave over 20 invited talks on the topic of photonic-electronic co-design, mode-division-multiplexing in silicon photonics, and optical interconnects. Her research interests include photonics integrated circuits for switching and computing, mode-division multiplexing photonic interconnects, and AI for photonic design. She was a 2018 recipient of McGill Principal's Prize for Outstanding Emerging Researcher. She was an Associate Editor of the IEEE PHOTONICS LETTER, from 2009 to 2016, and was on the IEEE Photonics Society Board of Governance, from 2016 to 2018.