

Received 7 July 2022, accepted 3 August 2022, date of publication 8 August 2022, date of current version 15 August 2022. Digital Object Identifier 10.1109/ACCESS.2022.3197624

SURVEY

A Survey of Detection Methods for Die Attachment and Wire Bonding Defects in Integrated Circuit Manufacturing

LAMIA ALAM[®] AND NASSER KEHTARNAVAZ[®], (Fellow, IEEE) Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX 75080, USA

Corresponding author: Lamia Alam (lamia.alam@utdallas.edu)

This study was supported by a grant from Texas Instruments to the University of Texas at Dallas.

ABSTRACT Defect detection plays a vital role in the manufacturing process of integrated circuits (ICs). Die attachment and wire bonding are two steps of the manufacturing process that determine the power and signal transmission quality and dependability in an IC. This paper presents a survey or literature review of the methods used for detecting these defects based on different sensing modalities used including optical, radiological, acoustical, and infrared thermography. A discussion of the detection methods used is provided in this survey. Both conventional and deep learning approaches for detecting die attachment and wire bonding defects are considered along with challenges and future research directions.

INDEX TERMS Die attachment and wire bonding defects, defect detection in IC manufacturing, integrated circuit (IC) defects.

I. INTRODUCTION

Integrated circuits (IC) are used in nearly all electronic products including smartphones, personal computers, medical devices, cars, etc. By shrinking the sizes of electronic circuit elements from micrometer to nanometer, the capacity of ICs has increased dramatically. IC manufacturing has become one of the fastest-expanding technologies due to the demand for smaller size electronic products. During their manufacturing process, defects in ICs impact production costs negatively [1]. Defect detection as part of the IC manufacturing quality control is done for the purpose of lowering production costs [2], [3].

There are two types of inspection methods or testing which are used for examining ICs: destructive and nondestructive [4]. Destructive testing (DT) involves those tests which break down the material of an IC for the purpose of determining its physical properties, such as mechanical attributes of hardness, strength, flexibility, and toughness.

The associate editor coordinating the review of this manuscript and approving it for publication was Wuliang Yin^D.

Decapsulation, scribing metal, and cross sectioning constitute destructive techniques noting that when they are performed, they result in irreversible damage. Normally destructive testing is conducted before an IC enters mass production to obtain its limits in order to maintain proper operating conditions for the IC manufacturing machines. On the other hand, non-destructive testing (NDT) allows the examination of ICs without causing any damage to their material. Nondestructive testing techniques have been integrated into the production line of ICs for monitoring their quality. NDT plays a crucial role in the IC manufacturing industry.

Die attachment and wire bonding are two important steps of the IC manufacturing process as they set the power and signal transmission quality in ICs. The focus of this paper is placed on these two steps. The sensing modalities that are used for detecting defects of die attachment and wire bonding includes optical, radiological, acoustical, and infrared thermography [4].

The objective of this paper is to provide a survey or review of papers that address the detection of faulty die attachment and wire bonding via different sensing modalities.




FIGURE 3. Assembly and testing in IC manufacturing process.

In Section II, an overview of the IC manufacturing process is initially provided. Then, in Section III, the sensing modalities that have been used for detecting IC defects are stated. Section IV covers various approaches that are introduced in the literature for the detection of die attachment and wire bonding defects. Challenges and future research directions are then stated in Section V. Finally, the paper is concluded in Section VI.

II. OVERVIEW OF IC MANUFACTURING PROCESS

The manufacturing process of ICs can be divided into the following three major steps: formation of silicon wafer, wafer fabrication, and assembly/testing. An overview of these steps is provided next in order to set the stage for the defect detection survey presented in this paper.

A. FORMATION OF SILICON WAFERS

ICs are made on semiconductor wafers which are made up of silicon. Figure 1 depicts the steps involved in the formation of silicon wafers. For building a semiconductor wafer, a silicon ingot is first grown using the Czochralski (CZ) method [5], that is heating silicon above its melting point in

VOLUME 10, 2022

an Argon atmosphere under vacuum. Donor impurity atoms then get added, called doping, in precise amounts. After a polycrystalline and dopant mixture has liquified, a single silicon crystal known as the seed is placed on top of the melt, just touching the surface. The seed crystal is taken out of the melt once it has achieved the correct stage for crystal formation. The quick pulling of the seed crystal starts the growth process. The pull speed is then lowered to allow the crystal diameter to grow. The seed is carefully lifted above the melt once it has attained the proper diameter and the growing parameters have been stabilized to keep it there. After the ingot has grown to its full size, it is grounded to a rough size diameter that is somewhat bigger than the final silicon wafer's target diameter. The ingot is then sliced after going through a number of examinations. After slicing, the wafer goes through a lapping process to eliminate saw marks and surface flaws from both the front and back sides. Then, it goes through etching (chemical polishing) and cleaning. An edge grinding procedure is carried out to round the edges in order to reduce the possibility of breakage in the remaining formation steps. Next, wafer polishing is done in a clean room to produce a mirror finish. Then, a cleaning process is




FIGURE 4. Illustration of an AOI System.

carried out in two stages: stock removal and a final chemical mechanical polish. Polishing pads and polishing slurry are used in both stages. After completing the final cleaning stage, a silicon wafer is sorted using either a manual inspection under high-intensity lighting or a laser scan. Finally, silicon wafers that match the requirements are bundled in cassettes and taped.

B. WAFER FABRICATION

For fabrication, a silicon wafer goes through several steps which are depicted in Figure 2. Deposition and oxidation are the first steps. Layers of materials are deposited. When exposed to light, a circuit pattern on a mask is transferred via a photoresist layer, which changes its physical properties. Photolithography is the process of transferring a pattern from a photomask to the wafer's surface. The pattern gets imprinted on a photoresist layer on top of the wafer. Next, etching is carried out to remove materials in a selective manner towards creating a pattern defined by the etching mask to protect the parts that are to remain. Wet (chemical) or dry (physical) etching is then applied to remove the exposed material. The most common method for introducing dopant impurities into crystalline silicon is ion implantation. Diffusion is used to anneal crystal defects following ion implantation. Etching, deposition, and oxidation processes change the topography of the wafer surface, resulting in a non-planar surface. With the use of a chemical slurry, chemical mechanical planarization (CMP) is carried out to plane the wafer surface.

C. ASSEMBLY AND TESTING

To manufacture an IC, a die preparation step is done which typically begins with back grinding a semiconductor wafer. Wafer back grinding removes material from the backside of a wafer to a desired final target thickness. Wafer mounting is also done during the die preparation step. During this phase, a wafer is placed on a plastic tape that is attached to a ring. Wafer mounting takes place just before a wafer is sliced into individual dies. Wafer dicing involves separating dies from a semiconductor wafer. The dicing step involves scribing, breaking, and mechanical sawing or laser cutting. Die attachment is performed after the dicing step in order to fix an IC onto a substrate and its metal frame. Then, wire bonding is done to establish transmission of electrical signals. An IC chip is finally mounted on a ceramic or plastic package with logo and other information getting printed on it. Figure 3 depicts the assembly and testing steps of the IC manufacturing process.

III. SENSIN MODALITIES

The IC manufacturing industry constantly takes steps to improve production efficiency and thus to reduce production costs. For testing and inspection of ICs, the sensing modalities of optical, radiological (x-ray), acoustical, and infrared thermography have been used.

A. OPTICAL

Optical sensing for defect detection is a widely used sensing modality. Manual optical inspection is performed by a human inspector and automatic optical inspection (AOI) is performed by an automated system containing an image sensor such as a camera [6]. AOI is preferred over manual inspection due to the dull and fatigue aspects of manual inspection. Figure 4 illustrates a depiction of an AOI system.

A typical AOI system has three components: image acquisition, image processing, and output device. In such a system, light gets projected onto an IC by a special illumination source. The reflection of light from the IC is then collected by high quality lenses of a camera that generates an image of the IC. Motors are used to move the components of an AOI system for seeing all the parts of an IC. For defect detection, a computer program is used to analyze the captured image. The output of the system consists of a list of defect locations and types which is sent to an output device for sorting.

B. RADIOLOGICAL

Radiological sensing involves the use of x-ray radiation for IC inspection [4]. An x-ray inspection system typically has three parts: an x-ray source (tube), an image intensifier, and a fixture to hold and regulate the position of an inspection sample. Figure 5 shows an illustration of an x-ray inspection system.




FIGURE 5. Illustration of an x-ray inspection system.

C. ACOUSTICAL

Acoustical sensing involves the use of sounds to identify defects in ICs. Scanning acoustic microscopy (SAM) [7] and surface acoustic waves (SAW) [8] are the two most widely used acoustical sensing modalities.

1) SCANNING ACOUSTIC MICROSCOPY (SAM)

Acoustic waves are utilized in SAM to provide visual images of changes in IC mechanical characteristics. SAM can measure properties such as density, thickness, roughness, stiffness, and attenuation. [7]. An illustration of a SAM system is shown in Figure 6. The main component of SAM is the transducer (usually a piezoelectric) which converts an electrical signal into an acoustic wave. The transducer is excited by an electrical tone burst, which transmits a packet of ultrasonic energy that is focused via a lens onto an IC under examination within a coupling medium. The IC reflects some of the ultrasound energy and sends it back to the transducer, where it forms an electrical signal, which is subsequently converted into an image.

2) SURFACE ACOUSTIC WAVES (SAW)

Another acoustic sensing modality is surface acoustic waves (SAWs) [8], [9] which uses sound waves traveling along the surface of an IC. The amplitude of sound waves decreases upon penetrating deeper into the substrate. Most SAW inspection methods use non-contact laser excitation and sensing. As illustrated in Figure 7, a pulsed laser, a control and data acquisition unit, and a detector are the main components of a laser-based system. An IC generates ultrasonic waves by inducing heat with a pulsed laser as an excitation source. The transient out-of-plane displacement response is measured via a laser detector. The system finds flaws based on the




FIGURE 6. Illustration of SAM inspection system.




FIGURE 7. Illustration of SAW inspection system.

responses received by measuring the response over the IC surface.

D. INFRARED THERMOGRAPHY

Infrared thermography (IRT) is a mechanism in which the heat that propagates in a solid is attenuated in space and is shifted in time [11]. It is a sensing modality which is commonly used for material evaluation [10]. The primary operating principle of IRT involves measuring the heat luminance from the surface in the electromagnetic spectrum region corresponding to the infrared (IR) wavelength and recording the temperature distribution of the surface. After a heating source is used to heat the IC under investigation, the defect in the IC modifies the thermal conductivity, resulting in a different temperature distribution. An illustration of an infrared thermography system is shown in Figure 8.

IV. DETECTION METHODS FOR DIE ATTACHMENT AND WIRE BONDING DEFECTS

Die attachment and wire bonding are two crucial steps in IC manufacturing. Die attachment involves picking a die/chip from a wafer and placing it onto a substrate, a metal lead frame, or a printed circuit board (PCB). The way the die gets bonded sets its functionality. Solder alloys (eutectic and soft soldering), electrically conductive adhesives (ECA), and silver-based die attachment are the most widely used mechanisms [13].




FIGURE 8. Illustration of an IRT system.

Wire bonding is the process of attaching dies or chips to the terminals of a chip package or to a substrate directly. The bonding process establishes the metallic link between wires and substrate. The conventional packaging/assembly approach includes die attachment and wire bonding. However, other wire bonding technologies are also used where dies are soldered onto a substrate, a metal lead frame or a printed circuit board (PCB) using a die attachment material and for interconnection between die and substrate solder area, an array of bumps/balls is used [12]. This is known as flip chip bonding or flip chip ball grid array (FCBGA).


A. DIE ATTACHMENT DEFECTS

Die attachment ensures mechanical reliability and thermal/electrical efficiency. It requires sufficient adhesion between the die and the substrate for maintaining resilience, high thermal conductivity, and low electrical resistivity. Some commonly encountered defects during die attachment are misplaced/misaligned die, excess/insufficient epoxy, and missing solder bumps. Figure 9(a) shows a depiction of a missing bump and Figure 9(b) provides an image of a flip chip with missing bumps (reproduced from [44] with the authors' permission). Table 1 through Table 5 provide a listing of the papers reviewed.

1) DIVISION OF PAPERS BASED ON SENSING MODALITY USED

a: AUTOMATIC OPTICAL INSPECTION (AOI)

AOI has been extensively used to inspect surface defects related to die attachment [14] and solder joints [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27]. In [14], three visual inspection stations behind a welding line site were used to collect data and analyze the differences in the characteristics of good and bad products by using



(b) Optical image of a flip chip before assembly with missing bumps indicated by the red lines [44]

FIGURE 9. Sample image of a die attachment defect.

image feature values towards the detection of skewed, drained, or offset die attachment defects. Many recent AOI inspection systems address detecting solder joints on PCBs [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26] and high-density flexible IC substrates (FICS) [27] due to the difficulty in using a physical test-probe to access tiny and dense components on PCB and FICS for detecting defects. Furthermore, since the inspection operation for dense mounted boards are too complex and expensive [28], AOI systems for solder joints diagnosis is the modality widely used compared to the other sensing modalities.

b: X-RAY

X-ray is used to look for die attachment defects by its ability to penetrate the substrate material and detect hidden faults such as voids in die attachment [29], defective solder bumps/joints/balls in a ball greed array [30], [31], [32], [33], [34], [35], [36], [37]. In [29], radiographic images were acquired from a semiconductor chip and then image processing methods were employed to automatically compute the amount of epoxy die attachment voids. In [30], a method for automatic detection and location of voids in die attachment solder joints was developed. In [31] and [35], defective bumps/joints were detected. In [32], an inspection system was introduced to detect missing micro bumps from x-ray images. X-ray inspection techniques for different solder joint defects including cracks, voiding, head and pillow defects, missing solder, defects in bridges were studied in [33], [34], [36], and [37].

TABLE 1. Representative papers of AOI systems for detection of die attachment defects.

Article #	Authors	Year	Type of Inspection	Detection Methodology			Perfo	rmance			
[14]	Chan et al.	2018	Attaching defects-	Image processing Connected component	Inspection type	Sampl	e # P	recision	Recall	F-measure	
			skewed, drained, or	method	Defective substrate	44	10	00%	100%	100%	
			offset and wire bonding		Die Attach Defects		9	6%	100%	97.9%	
			defects-wire breaks or leaks		Wire Bonding Defects		1	00%	100%	100%	
[15]	Wu et al.	2021	Solder joints	Gabor features (feature extraction);	Sample #	Training 75		Testing 30			
				principal component analysis (feature	Fratrice	Gabor fea Real part		Re 609	cognition 1	ate	
				selection);	Feature extraction	Imaginar		80			
				SVM (classification)	extraction	Complex			<u>/0</u> 9%		
						Solder jo			rrect Rate		
						Good sol		100			
						Tombstor	ne	759	%		
					Classifier	Wrong co	ompone	nt 100	0%		
					(SVM)	No comp		100			
					_	Pseudo se			1%		
					_	Compone	ent shift		1%		
						Total			80%		
[16]	Sezer	2021	Solder pastes	Image processing	Sample #	Training		Te	sting		
	and Altana		defects	Optimization-based deep learning model-	•	582	33%				
	Antana			CNN	Accuracy	83%					
					Sensitivity	67%					
					Specificity	100%					
					Precision Recall	100%					
					F-measure	80%					
[17]	Dai et al. 2020 Solder join defects		5	Active and semi- supervised method		Sampl e#	Precisi	ion Re	call		
				(classification) Deep ConvNet-based method; YOLO	Dataset 1	5037	95.1%	94.	.7%		
				algorithm (localization)	Dataset 2	2543	87.6%	94.	94.6%		
[18]	Wu et al.	2020	Solder joint -	Mask Region-	Sample#	Training		Testing	ting		
			incorrect component,	convolutional neural network (R-	Accuracy	60 100%		28			
			proper component,	CNN)	Mean of	96.4%					
			component		average						
			shift. Tombstone - no		precision (mAP)						
[19]	Cai et al.	2018	component. Solder joints	Cascade CNN	Sample#	Training		Testing			
					Dagall	1108		894			
					Recall Precision	99.8% 100%					
					F-measure	99.9%					
[20]	Ye et al.	2018	Solder joints	Adaptive template	Sample#		5	75			
			,	method	Error rate			%			
					Omission rate			%			
[21]	Cai et al.	2017	Solder joints	Robust principle component	Sample#			74			
				analysis (RPCA)	Error rate	Error rate		.72%			
				, (102 01 1)	Omission rate		0	%			
[22]	Cai et al.	2016	Solder joints	Gaussian mixture	Sample#		5	75			
-			-	model (GMM)	Training time			83.566 ms			
					Inspecting tim	ne	2	94.373 ms			
					Error rate		1.	.04%			
					Omission rate			%			

[23]	Wu et al.	2013	Solder joints	s	Color and template matching feature (feature extraction); Feature selection method based on information gain two-stage classifier-	Sample# Modeling time(s) Correct rate	280 0.13s 100%	35			
[24]	Benedek et al.	2013	Solder P Scooping	Paste	Bayesian and SVM Hierarchical multi- marked point process model	Sample#		125			
[25]	Jiang et al.	2012	Solder P Defects	Paste	Biologically inspired color feature (BICF); sub-manifold learning method; positive-	Sample#	ample#		40 (package 1005)		
					negative discriminative analysis (PNDA)	Number of training	13	15	17	19	
						Recognition rate	90.6%	91.6%	97%	97.5%	
[26]	Acciani	2007	Solder j	joint	Geometric parameters	Sample#	656			1	
	et al.		defects		(feature extraction);	D	Validati	on set no. 1	98.9%		
					MLP neural network	Recognition	Validati	on set no. 2	100%		
		rate		rate	Validation set no. 3 9		93.9%				
[27]] Zeng et 2021 Solder joints Curvature an			Sample#	•	4	0000				
	al.				geometry features; Pattern based discrete matching and classification method	Success rate		9	98.3%		

TABLE 1. (Continued.) Representative papers of AOI systems for detection of die attachment defects.

c: SCANNING ACOUSTIC MICROSCOPY (SAM)

SAM is extensively used for defect detection of the surface and internal microstructure of a flip chip. It is noted that recent SAM inspection approaches, e.g. [38], [39], [40], [41], [42], [43], [44], mainly focus on missing solder bumps/ joints.

d: SURFACE ACOUSTIC WAVES (SAW)

SAW has been used to identify defects such as missing bumps and cracks in [45], [46], [47], [48], [49], and [50], voids in micro solder bumps in [54] and [55], underfills in [49], ball interconnections in flip chips and BGA in [51], [52], and [53].

e: INFRARED THERMOGRAPHY

Infrared thermography has been used to inspect flip chips to detect solder joint defects in [56], [58], and [63], missing bumps in [57], [59], and [61], cracks and voids in [60] and [62].

2) DIVISION OF PAPERS BASED ON DETECTION METHOD USED

After acquiring image data via different sensing modalities, an inspection system often extracts features specific to a defect in order to perform its detection or classification. This is achieved via different image processing algorithms. In this section, recent works based on their detection methodology are reviewed.

a: IMAGE PROCESSING

In [14], the Otsu threshold edge detection method was used to obtain skewed, drained, and offset dies by using the horizontal projection pixel accumulation, Canny edge detection, and line Hough conversion methods. In [15], the Hue-Saturation-Intensity color space together with the Gabor transform were used to extract features for defect detection. In [16], image processing transformations of flipping, rotation, shifting, blurring, were used for preparation of image data. In [26], the pre-processing stage consisted of two steps of image segmentation for extracting the IC under inspection from a captured image by using a geometric feature vector.

Image data acquired via x-ray often use image processing algorithms such as filtering, energy normalization, thresholding, and image enhancement for defect detection as discussed in [29], [30], [31], [32], [33], [34], [35], [36], and [37]. In [38], [39], [40], [41], [42], [43], and [44], images of flip chips captured by SAM systems were first segmented based on the flip chip structure using different segmentation techniques.

b: CONVENTIONAL MACHINE LEARNING

In [15], principal component analysis (PCA) was used for feature selection and then solder joints were classified using a support vector machine (SVM). In [17], a clustering-based classification method was presented in which active and semi-supervised learning were integrated for reducing the annotation workload. In [20], an IC solder joint inspection method was proposed based on an adaptive template scheme

TABLE 2. Representative papers of X-ray systems for detection of die	attachment defects.
--	---------------------

Article #	Authors	Year	Type of Inspection	Detection Methodology			Performan	ice			
[29]	Kovac et al.	2016	Die attament defect - void	Image processing and statistical analysis	-						
[30]	Amza	2014	Epoxy die	Image processing	Sample#			49			
			attachment defect -	Back tracking algorithm	# of classe	s for segi	nentation	Performa	nce rate		
			void		2			78.3%			
					3			92.3%			
					4			86.4%			
[31]	Su et al.	2019	Solder bumps	Image processing	Sample# f	or trainin	g	4 (484 so	lder bumps)		
				Ensemble-ELM	Recognitio	on rate		97.9%			
[32]	Liao et al.	2015	Missing-bump	Image processing	Sample# f	Sample# for training		4 (454 so	lder bumps)		
			defects	Self-organizing map (SOM) neural network	Recognition rate		100%				
[33]	Lall et al.	2014	Solder joints	Image processing	-						
[34]	Li et al.	2011	Solder bump bridging	Image processing	-						
[35]	Teramoto	2007	Solder joints	Image processing;	Sample#	Sample#			1 (# of bumps 344)		
	et al.			Linear Discriminate Analysis	Classifier			Correct rate			
				(LDA)	LDA			99.7%			
				Artificial Neural Network (ANN)	ANN			99.7%	99.7%		
[36]	Rooks et	1995	Ball joint defects	Image processing	Defect	Joint	False-	Escape	Inconsiste		
	al.				type	#	alarm rate	rate	ncy rate		
					Open/lo w solder	3750	0.87%	2.1%	0.38%		
					Open joints	3750	0.081%	0.0%	0.029%		
					Pad	2500	0.37%	0.0%	0.18%		
					nonwets						
[37]	Roh et al.	1999	Solder joints	Image processing							
				Learning vector quantization (LVQ) neural network and a lookup table (LUT)							

TABLE 3. Representative papers on SAM systems for detection of die attachment defects.

Article #	Authors	Year	Type of Inspection	Detection Methodology			Perfo	rmance			
[38]	Fan et al.	2016	Solder bumps	Fuzzy support vector machine (F-SVM)	Accuracy			98%			
[39]	Su et al.	2013	Solder joints	Image Processing Backpropagation network	Sample chip Error rate	A 5.99	B 1.26	C 0.95	D 5.68	E 3.47	F 0.6
				network	LITOI Tate	%	%	%	%	%	3%
[40]	Tismer et al.	2013	Interconnect defects	Split spectrum analysis	-		-				
[41]	Wang et al.	2019	Solder defects	General regression neural network (GRNN)	Accuracy		97.7%				
[42]	Liu et al.	2018	Missing micro bump defects	Radial basis function neural network (RBF)	Accuracy		99%				
[43]	Lu et al.	2018	Solder bumps	Fuzzy C-means (FCM)	Accuracy			94.3%			
[44]	Liu et al.	2017	Solder defects	Levenberg-Marquardt	Flip chip#			Error rate			
				back-propagation	1			1.58%	ý 0		
				network (LM-BP)	2			4.73%	ó		
					3			4.10%	ý 0		
[45]	Yang and Umme	2009	Solder joint/bump defects including missing, misaligned, open, and cracked solder joints/bumps	Local temporal coherence (LTC) analysis	-			-			

along with a weighting scheme to highlight defects in solder joint images. In [21], an IC solder joint inspection method was presented based on robust principal component analysis (RPCA) [21] and a Gaussian mixture model (GMM) [22]. SVM has been used in many works to perform defect classification [23]. In [24], a hierarchical multi-marked point

Article #	Authors	Year	Type of Inspection	Detection Methodology	Performance
[46]	Yang et al.	2006	Solder bumps	Wavelet analysis	-
[47]	Liu et al.	2000	Missing solder balls	Spectral analysis	-
[48]	Gong et al.	2013	solder bump defects including crack and open	Modified correlation coefficient (MCC)	Validated by cross-sectioning method
[49]	Gong et al.	2013	Poor wetted solder bumps	Modified correlation coefficient (MCC)	Validated by cross-sectioning method
[50]	Ume et al.	2011	Solder bumps	Modified correlation coefficient (MCC)	Validated by comparison with electrical test and x-ray technique results
[51]	Reddy et al.	2018	Defects in 2 nd level interconnects	Modified correlation coefficient (MCC)	Validated using cross-sectioning method
[52]	Reddy et al.	2021	Quality of solder ball interconnections	Modified correlation coefficient (MCC)	Validated with electrical testing, SEM, and dye and pry results
[53]	Reddy et al.	2021	Solder ball interconnection quality	Modified correlation coefficient (MCC)	-
[54]	Ume and Gong	2013	Solder joint voids	Modified correlation coefficient (MCC)	Validated using cross-sectioning method
[55]	Steen et al.	2005	Subsurface Defects- voids in the epoxy under-fill or solder balls	Modified correlation coefficient (MCC)	Validated using SAM images

 TABLE 4. Representative papers of SAW systems for detection of die attachment defects.

TABLE 5. Representative papers of infrared thermography systems for detection of die attachment defects.

Article #	Authors	Year	Type of Inspection	Detection Methodology	Performance
[56]	Chai et	2003	Solder joint defect	Active transient thermography	Validated by comparision of daisy chain
	al.				resistance
[57]	Lu et al.	2011	Defects of solder joints -	Active transient thermography	Validated using phase comparison between
			missing bumps		defect area and sound area
[58]	Zhou et	2017	Solder joint defects	Eddy current pulsed thermography	Validated by comparison of thermal image
1	al.		-	(ECPT)	and transient temperature response
[59]	Lu et al.	2014	Solder bumps – missing bump	Analysis of transient response	Validated by comparison of temperature
					difference
[60]	Lu et al.	2012	Crack and void in solder bumps	Active transient thermography	Validated by comparison of thermal
					resistances of solder bumps
[61]	He et al.	2017	Missed solder balls and bumps	Principal component analysis (PCA)	Validated by comparison of expected and
			_	Probabilistic neural network (PNN)	actual output
[62]	Zhou et	2015	Solder ball defects such as	Eddy current pulsed thermography	Validated by comparison of thermal image
	al.		cracks, voids, etc.	(ECPT)	and transient temperature response
[63]	Lu et al.	2018	Mirco solder ball defects	K-means algorithm	Validated by comparison of expected and
					actual output

model was developed for the task of detecting solder pastes scooping and scoop area estimation. In [25], a biologically inspired feature manifold framework was introduced for solder pastes defect detection and classification. In [26], a multi-layer perceptron neural network was designed for defect classification. In [27], curvature features extracted by an improved Weingarten mapping method were utilized to diagnose the quality of joints. Fuzzy support vector machine (F-SVM) and fuzzy C-means (FCM) algorithms were used for solder bump recognition in SAM in [38] and [43], respectively.

c: DEEP LEARNING

A convolutional neural network was proposed in [16] to classify solder paste defects on PCBs. In [17], for solder joint localization, a deep ConvNet-based network named YOLO was utilized. In addition, transfer learning (VGG-16 model) and PCA were considered to achieve

83834

feature extraction and dimensionality reduction. In [18], a mask region-convolutional neural network (R-CNN) deep learning method was used to obtain image features for classification of solder joints. In [19], a cascaded convolutional neural network (CNN) was used for a similar purpose. In [31], a self-organizing map network was used for the recognition of missing bump defects from x-ray images. In [31], an ensemble based extreme learning machine was established to recognize defects. Different back propagation networks including Levenberg-Marquardt neural network (LM-BP) [44], general regression neural network (GRNN) [41], and radial basis function neural network (RBF) [42] have also been used for solder bump recognition based on SAM images.

d: OTHER METHODS

Post-processing analyses of SAW data has involved the use of signal processing methods such as local temporal coherence analysis [45], wavelet analysis [46], spectral analysis [47] in

TABLE 6. Representative papers of AOI systems for detection of wire bonding defects.

Article #	Authors	Year	Type of Inspection	Detection Methodology	Perfo	rmance	
[64]	Chan et	2021	Ball bonding	Circle hough transform algorithm (CHT)	Sample#	494	
	al.		condition (wire)	Support vector machine (SVM)	Precision	97.5%	
				Convolution neural network (CNN)	Recall	99.4%	
				Human judgement	F-measure	98.5	
[65]	Long et	2019	Wire bonding joints	Image processing	Sample#	Training	Testing
	al.			PCA SVM		500	88
				S V M	Accuracy	97.3%	
[66]	Perng et al.	2010	Wire bonding positions on a multi-	Image processing and wire bonding simulation	Mal-detection rate	0	
	<i>a</i> 1.		layered wire IC		Lost detection rate	0	
					Inspection speed	0.0112 s per	r wire
[67]	Perng et al.	2007	Wire bonding defects including broken, lost, shifted, shorted, or sagged wires	Modified pattern matching method for localization and a set of algorithms for classification	-		

TABLE 7. Representative papers on x-ray systems for Detection of wire bounding defects.

Article #	Authors	Year	Type of Inspection	Detection Methodology	Perforn	nance
[68]	Chen et al.	2021	Wire bonding- normal bond wire; wire with high loop and low loop; sagged wire;	Image processing Data driven-CNN	Sensitivity	95%
			broken wire; wire missing		Accuracy	93.6%
					Average time	0.078s
[69]	Wang	2002	Wire bonding defects - bonding line	Image processing	Illumination level	Recognition rate
	-		missing and bonding line breakage		20 klx	97.5%
					40 klx	98.7%
					80 klx	98.1%
					90 klx	99.7%
[70]	Tsukahara et	1988	Wire bonding defects – broken wires, too	Image processing	Inspection time	28s (68-wire IC)
	al.		close wires, and incorrect wiring paths		Decoction accuracy	99.7%




FIGURE 10. An illustration of wire bonding defects.

the frequency domain, and correlation coefficient analysis [48], [49], [50], [51], [52], [53], [54], [55] in the time domain. Infrared thermography thermal images and transient temperature response have also been used to analyze heat conduction for defect detection in [56], [57], [58], [59], [60], [61], [62], and [63]. In [58] and [62], eddy current pulsed thermography (ECPT) was utilized to investigate thermal transfer through solder joints. In [63], k-means and in [61], a probabilistic neural network (PNN) were used to facilitate defect detection.

B. WIRE BONDING DEFECTS

Wire bonding defects refer to the type of defects that hinder electrical signals to be sent out of an IC such as broken wire, missing wire, sagged wire, etc. An illustration of wire bonding defects is provided in Figure 10. The papers on wire bonding defects mostly use the sensing modalities of AOI and x-ray. Table 6 and Table 7 provide a listing of the papers reviewed.

1) DIVISION OF PAPERS BASED ON SENSING MODALITY USED

a: AUTOMATIC OPTICAL INSPECTION (AOI)

Due to recent advancements in AOI systems, they have become the preferred approach over the manual inspection approach. In [65], an AOI system was used to trace IC wires and to detect the bonding condition. In [14], along with detecting defects related to die attachment, wire bonding related defects such as wire breaks or leaks were detected using an AOI system (see Table 1). In [66], verifying the correctness of wire bonding positions was examined on a multi-layered IC wiring. In [67], an AOI system was used to detect broken, lost, shifted, shorted, and sagged wires.

b: X-RAY

Recently x-ray inspection was reported in [68], [69], and [70] in which defects such as high/low loop, missing, sagged, and broken wires were identified.

2) DIVISION OF PAPERS BASED ON DETECTION METHOD USED

Similar to die attachment defect detection, wire bonding defect detection requires preprocessing, feature extraction and classification of acquired image data. The methods developed are mentioned in the following subsections.

a: IMAGE PROCESSING

To preprocess image data, the circle Hough transform (CHT) algorithm was used in [65] to locate bond balls. In [14], the Otsu threshold selection and connected-component algorithms were used to detect wire bonding defects. In [66], a method that integrated image processing algorithms (e.g., thresholding, binary labeling) was proposed together a wire bonding simulation to automatically inspect the correctness of wire bonding positions. In [67], a number of inspection algorithms based on image processing were covered along with a modified template matching algorithm to identify wire bonding defects. In [68], a transformation and threshold segmentation method was used to locate the region of interest (ROI) containing bond wires and a geometric feature extraction mechanism was utilized. In [69] and [70], similar image processing algorithms were used for detecting wire bonding defects.

b: CONVENTIONAL MACHINE LEARNING

Five popular machine learning methods of SVM, DT, RF, MLP, and KNN, were applied in [68] to identify chip image patches containing defective chips. A comparison was also carried out to select the best performed classifier for defect detection. The results were then verified by using a template matching algorithm.

c: DEEP LEARNING

A CNN model together with a SVM classifier were used in [65] for the inspection of bonding balls. The experimental results obtained showed high classification outcomes. In [68], a template matching method together with a CNN model were used to validate the wire bonding inspection method reported.

Table 8 and 9 provide a listing of the sensing modalities and detection methods used, respectively, in the papers reviewed in terms of their advantages and limitations.

V. CHALLENGES AND POSSIBLE FUTURE RESEARCH DIRECTIONS

Quality assurance is critical in the IC manufacturing industry. Considering that ICs are becoming more dense, detecting defects is becoming more challenging. This section discusses challenges related to inspection systems together with future research directions for deploying them to detect die attachment and wire bonding defects in IC manufacturing.

A. CHALLENGES

The major concern remains size reduction while retaining or improving performance at the same time. It is anticipated that the structural size of ICs become of the scale of a few nanometers [71]. The gap between the size of an IC and the spatial resolution of different sensing modalities is shown schematically in Figure 11. This indicates that a major challenge for detecting die attachment and wire bonding defects is a lack of spatial resolution to meet the sub μ m scales.

Another challenge involves having an image acquisition component that can enables defect detection with high accuracies. Different sensing modalities require different hardware components. For example, AOI systems require proper lighting. As reported in [14], images associated with an AOI system are easily affected by bright light and improper shooting angle, and as a result their quality is impacted by such lighting noises. In other words, the practical setup of an image acquisition system remains a challenge that needs to be addressed further.

Feature selection is another challenge as it requires much experimentation to obtain effective features that allow separating defects from non-defects. The performance of an inspection system is highly dependent on the selected features [14], [23]. As the experimental results in [35] has shown, combining multiple features could enable improved detection outcomes.

The inspection of die attachment and wire bonding defects face additional hurdles for multilayered ICs due to the higher complexity in stackable dies and multilayer wire bonding. The defects in multilayered ICs are difficult to detect using image processing algorithms which are normally carried out in 2D since light from wires in higher layers cover wires in lower layers. In [66], a method was introduced to verify the correctness of the wire bonding positions on a multilayered wire IC.

Another challenge involves the speed, or the fastness associated with a defect detection system so that it can work synchronously within the production line. Long inspection time are not deployable. Proper image acquisition, real-time image processing, and user-friendly graphical-user-interfaces are all needed for an in-line inspection system. Nearly all of the existing papers just focus on the detection accuracy without discussing these other critical deployment factors. Only in [66], [68], and [70], the inspection speeds were reported.

B. POSSIBLE FUTURE RESEARCH DIRECTIONS

In this subsection, possible future research directions to improve the existing detection methods for die attachment and wire bonding defects are stated.

Sensing Modality	Type of defect	Advantages	Limitations	Detection method used
AOI	Die attachment, solder joints and wire bonding defects	 Low cost High data acquisition speed Suitable for detection of surface defects and flaws Noncontact and non-destructive 	• Unable to detect inner defects	Machine vision techniques and machine learning (both conventional and deep learning)
X-Ray	Die attachment, solder bumps and wire bonding defects	• Used for both surface and inner inspection	 Traditional x-ray method can be destructive Micron level inspection has a low resolution Processing time is lengthy 	Image processing and machine learning (both conventional and deep learning)
SAM	Solder bump defects	Noncontact	 Micron and sub-micron level inspection has a low resolution Not suitable for in-line inspection Resolution vs. penetration depth: a trade-off Coupling medium is required 	Machine learning (both conventional and deep learning)
SAW	Solder bumps and solder ball interconnection defects	Mostly noncontact	 Electronic packaging accessibility is critical Sub-micron level inspection has a low resolution Less susceptible to deep defects Thin chips are more sensitive Requires reference data 	Signal processing
Infrared Thermography	Solder ball defects	 Noncontact Suitable for both surface and inner inspection 	 Thermal noise and overheating can be problematic Sub-micron level defect has weak signal difference Inspection thickness under the surface is limited 	ECPT and machine learning (both conventional and deep learning)

TABLE 8. Sensing modalities used for detection of die attachment and wire bonding defects.

TABLE 9. Detection methods used for detection of die attachment and wire bonding defects.

Detectio	on Method	Sensing Modalities	Articles	Advantages	Limitations
Image Processing		AOI [14-16], [26 [65-67] X-ray [29-37], [68 70]		 Traditional image processing methods to extract information for automated interpretation Able to enhance image quality for better 	 Effectiveness depends on quality of image acquisition Not adaptable and
		SAM	[38-44]	 Algorithms are highly dependent on image characteristics Achieves reasonable detection accuracy with low resource utilization 	operates the same way for any image, does not take into consideration image variations
Conventio Learning	onal Machine	AOI	[15], [17], [20-27]	Are trained with less dataShorter training time	• Constrained when processing data in their
		X-ray SAM Infrared Thermography	[68] [38], [43] [63]	Relatively higher detection accuracy	 original form Requires feature engineering or extraction
Deep Lear	rning	AOI [16-19], [65] X-ray [31], [68] SAM [41][42][44] Infrared Thermography [61]		 Can simultaneously separate, examine, and analyze defects from raw data Can be used to obtain informative features Provides relatively highest detection accuracy for large datasets 	 Training requires large datasets Long training time Requires powerful processing units
Other Signal Methods Processing		SAW	[45-55]	Applicable only for waveform data derived from acoustic emission signals	 Requires long observation time Requires post processing Is not normally operated in real-time
	ECPT	Infrared Thermography	[56-63]	 Provides a quick way for defect characterization and identification Thermographic data can be evaluated right away for defect signs 	• Have poor signal-to- noise-ratio (SNR)

To address the aforementioned challenges regarding reduction of IC size and multilayered ICs, it is worth

exploring the use of more than one sensing modality at the same time or combining two or more sensing




FIGURE 11. Gap between IC size and spatial resolution of different sensing modalities.

modalities at the same time to increase the robustness of detection.

Since proper image feature selection plays a key role in obtaining high detection accuracies, a future research direction could be the design of more advanced deep learning feature selection methods, in particular features that take into consideration the limitation of image data for hard-to-access areas.

The real-time aspect of the entire inspection pipeline using modern fast processing engines such as GPUs (graphical processing units) and NPUs (neural processing units) is another future research direction that can be explored for the purpose of having a deployable inspection system in the manufacturing process.

VI. CONCLUSION

In this paper, a review or survey of the existing die attachment and wire bonding defect detection methods in integrated circuit manufacturing has been presented. Recent representative papers have been included in this survey. The papers have been organized in terms of the sensing modality used. Furthermore, the papers have been organized in terms of the image processing detection methods used: image processing, conventional machine learning, and deep learning. Tables have been put together providing an overview comparison among the papers reviewed. Challenges as well as possible future research directions for detecting die attachment and wire bonding defects have also been stated.

REFERENCES

- P. A. Hayek and M. K. Salameh, "Production lot sizing with the reworking of imperfect quality items produced," *Prod. Planning Control*, vol. 12, no. 6, pp. 584–590, Jan. 2001, doi: 10.1080/095372801750397707.
- [2] Y.-S.-P. Chiu and H.-H. Chang, "Optimal run time for EPQ model with scrap, rework and stochastic breakdowns: A note," *Econ. Model.*, vol. 37, pp. 143–148, Feb. 2014, doi: 10.1016/j.econmod.2013. 11.006.
- [3] A. A. Taleizadeh, H.-M. Wee, and S. J. Sadjadi, "Multi-product production quantity model with repair failure and partial backordering," *Comput. Ind. Eng.*, vol. 59, no. 1, pp. 45–54, Aug. 2010, doi: 10.1016/j.cie.2010. 02.015.
- [4] Microelectronics Failure Analysis: Desk Reference, EDFAS Desk Reference Committee, ASM Int., Materials Park, OH, USA, 2011.
- [5] J. Czochralski, "A new method for the measurement of the crystallization rate of metals," *Zeitschrift Für Physikalische Chem.*, vol. 92U, no. 1, pp. 219–221, 1918.
- [6] O. Hecht and G. Dishon, "Automatic optical inspection (AOI)," in Proc. 40th Conf. Electron. Compon. Technol., May 1990, pp. 659–661.

- [7] B. T. Khuri-Yakub, "Scanning acoustic microscopy," Ultrasonics, vol. 31, no. 5, pp. 361–372, 1993.
- [8] M. J. Vellekoop, "Acoustic wave sensors and their technology," Ultrasonics, vol. 36, nos. 1–5, pp. 7–14, Feb. 1998.
- [9] L. Rayleigh, "On waves propagated along the plane surface of an elastic solid," *Proc. London Math. Soc.*, vol. 17, no. 1, pp. 4–11, Nov. 1885.
- [10] W. Liu and B. Yang, "Thermography techniques for integrated circuits and semiconductor devices," *Sensor Rev.*, vol. 27, no. 4, pp. 298–309, 2007, doi: 10.1108/02602280710821434.
- [11] M. Buller, "Thermal transients in electronic packages," *IEEE Trans. Compon., Hybrids, Manuf. Technol.*, vol. CHMT-3, no. 4, pp. 588–594, Dec. 1980.
- [12] E. M. Davis, W. E. Harding, R. S. Schwartz, and J. J. Corning, "Solid logic technology: Versatile, high-performance microelectronics," *IBM J. Res. Develop.*, vol. 8, no. 2, pp. 102–114, Apr. 1964, doi: 10.1147/rd.82.0102.
- [13] V. R. Manikam and K. Y. Cheong, "Die attach materials for high temperature applications: A review," *IEEE Trans. Compon.*, *Packag., Manuf. Technol.*, vol. 1, no. 4, pp. 457–478, Apr. 2011, doi: 10.1109/TCPMT.2010.2100432.
- [14] Y.-K. Chan, C.-S. Jhang, and Y.-C. Lin, "Image based automatic defect inspection of substrate, die attach and wire bond in IC package process," *Int. J. Adv. Sci., Eng. Technol.*, vol. 6, no. 4, pp. 53–59, 2018.
- [15] H. Wu, T. You, X. Xu, A. Rodic, and P. B. Petrovic, "Solder joint inspection using imaginary part of Gabor features," in *Proc. 6th IEEE Int. Conf. Adv. Robot. Mechatronics (ICARM)*, Jul. 2021, pp. 510–515, doi: 10.1109/ICARM52023.2021.9536158.
- [16] A. Sezer and A. Altan, "Detection of solder paste defects with an optimization-based deep learning model using image processing techniques," *Soldering Surf. Mount Technol.*, vol. 33, no. 5, pp. 291–298, Oct. 2021, doi: 10.1108/SSMT-04-2021-0013.
- [17] W. Dai, A. Mujeeb, M. Erdt, and A. Sourin, "Soldering defect detection in automatic optical inspection," *Adv. Eng. Informat.*, vol. 43, Jan. 2020, Art. no. 101004, doi: 10.1016/j.aei.2019.101004.
- [18] H. Wu, W. Gao, and X. Xu, "Solder joint recognition using mask R-CNN method," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 10, no. 3, pp. 525–530, Mar. 2020, doi: 10.1109/TCPMT.2019. 2952393.
- [19] N. Cai, G. Cen, J. Wu, F. Li, H. Wang, and X. Chen, "SMT solder joint inspection via a novel cascaded convolutional neural network," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 8, no. 4, pp. 670–677, Apr. 2018, doi: 10.1109/TCPMT.2018.2789453.
- [20] Q. Ye, N. Cai, J. Li, F. Li, H. Wang, and X. Chen, "IC solder joint inspection based on an adaptive-template method," *IEEE Trans. Compon.*, *Packag., Manuf. Technol.*, vol. 8, no. 6, pp. 1121–1127, Jun. 2018, doi: 10.1109/TCPMT.2018.2812815.
- [21] N. Cai, Y. Zhou, Q. Ye, G. Liu, H. Wang, and X. Chen, "IC solder joint inspection via robust principle component analysis," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 7, no. 2, pp. 300–309, Feb. 2017, doi: 10.1109/TCPMT.2016.2638503.
- [22] N. Cai, Q. Ye, G. Liu, H. Wang, and Z. Yang, "IC solder joint inspection based on the Gaussian mixture model," *Soldering Surf. Mount Technol.*, vol. 28, no. 4, pp. 207–214, Sep. 2016.
- [23] H. Wu, X. Zhang, H. Xie, Y. Kuang, and G. Ouyang, "Classification of solder joint using feature selection based on Bayes and support vector machine," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 3, no. 3, pp. 516–522, Mar. 2013, doi: 10.1109/TCPMT.2012.2231902.

- [24] C. Benedek, O. Krammer, M. Janoczki, and L. Jakab, "Solder paste scooping detection by multilevel visual inspection of printed circuit boards," *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2318–2331, Jun. 2013, doi: 10.1109/TIE.2012.2193859.
- [25] J. Jiang, J. Cheng, and D. Tao, "Color biological features-based solder paste defects detection and classification on printed circuit boards," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 2, no. 9, pp. 1536–1544, Sep. 2012, doi: 10.1109/TCPMT.2012.2205149.
- [26] G. Acciani, G. Brunetti, and G. Fornarelli, "Automatic detection of solder joint defects on integrated circuits," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2007, pp. 1021–1024, doi: 10.1109/ISCAS.2007.378143.
- [27] Y. Zeng, Y. Hu, X. Zhang, Z. Luo, and X. Wei, "A novel solder joints inspection method using curvature and geometry features in high-density flexible IC substrates surface mount technology," *Phys. Scripta*, vol. 96, no. 12, Dec. 2021, Art. no. 125528.
- [28] B. Ries, "New advances in AOI technologies," SMT Surf. Mount Technol. Mag., vol. 15, no. 1, pp. 62–64, 2001.
- [29] O. Kovac, T. Girasek, and A. Pietrikova, "Image processing of die attach's X-ray images for automatic voids detection and evaluation," in *Proc. 39th Int. Spring Seminar Electron. Technol. (ISSE)*, May 2016, pp. 199–203, doi: 10.1109/ISSE.2016.7563188.
- [30] C. G. Amza, "Automatic inspection of epoxy die-attach process of a semiconductor chip," *Materiale Plastice*, vol. 51, no. 4, pp. 448–451, 2014.
- [31] L. Su, L. Wang, K. Li, J. Wu, G. Liao, T. Shi, and T. Lin, "Automated X-ray recognition of solder bump defects based on ensemble-ELM," *Sci. China Technol. Sci.*, vol. 62, no. 9, pp. 1512–1519, Sep. 2019, doi: 10.1007/s11431-018-9324-3.
- [32] G. Liao, P. Chen, L. Du, L. Su, Z. Liu, Z. Tang, and T. Shi, "Using SOM neural network for X-ray inspection of missing-bump defects in three-dimensional integration," *Microelectron. Rel.*, vol. 55, no. 12, pp. 2826–2832, Dec. 2015, doi: 10.1016/j.microrel.2015.09.009.
- [33] P. Lall, S. Deshpande, J. Wei, and J. Suhling, "Non-destructive crack and defect detection in SAC solder interconnects using cross-sectioning and X-ray micro-CT," in *Proc. IEEE 64th Electron. Compon. Technol. Conf.* (ECTC), May 2014, pp. 1449–1456, doi: 10.1109/ECTC.2014.6897484.
- [34] Y. Li, R. Panat, B. Li, R. Mulligan, P. K. M. Srinath, and A. Raman, "The application of two-dimensional X-ray hot stage in flip chip package failure analysis," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 1, pp. 141–147, Mar. 2011, doi: 10.1109/TDMR.2010.2103315.
- [35] A. Teramoto, T. Murakoshi, M. Tsuzaka, and H. Fujita, "Automated solder inspection technique for BGA-mounted substrates by means of oblique computed tomography," *IEEE Trans. Electron. Packag. Manuf.*, vol. 30, no. 4, pp. 285–292, Oct. 2007, doi: 10.1109/TEPM.2007.907574.
- [36] S. M. Rooks, B. Benhabib, and K. C. Smith, "Development of an inspection process for ball-grid-array technology using scanned-beam X-ray laminography," *IEEE Trans. Compon., Packag., Manuf. Technol. A*, vol. 18, no. 4, pp. 851–861, Dec. 1995, doi: 10.1109/95.477473.
- [37] Y. J. Roh, K. W. Ko, H. Cho, H. C. Kim, H. Joo, and S. K. Kim, "Inspection of ball grid array (BGA) solder joints using X-ray cross-sectional images," in *Proc. SPIE*, vol. 3836, pp. 1–11, Aug. 1999, doi: 10.1117/12.360270.
- [38] M. Fan, L. Wei, Z. He, W. Wei, and X. Lu, "Defect inspection of solder bumps using the scanning acoustic microscopy and fuzzy SVM algorithm," *Microelectron. Rel.*, vol. 65, pp. 192–197, Oct. 2016, doi: 10.1016/j.microrel.2016.08.010.
- [39] L. Su, Z. Zha, X. Lu, T. Shi, and G. Liao, "Using BP network for ultrasonic inspection of flip chip solder joints," *Mech. Syst. Signal Process.*, vol. 34, nos. 1–2, pp. 183–190, Jan. 2013, doi: 10.1016/j.ymssp.2012.08.005.
- [40] S. Tismer, S. Brand, S. Klengel, M. Petzold, and P. Czurratis, "Acoustic imaging of bump defects in flip-chip devices using split spectrum analysis," in *Proc. IEEE Int. Ultrason. Symp. (IUS)*, Jul. 2013, pp. 950–953, doi: 10.1109/ULTSYM.2013.0244.
- [41] Z. Wang, X. Liu, Z. He, L. Su, and X. Lu, "Intelligent detection of flip chip with the scanning acoustic microscopy and the general regression neural network," *Microelectron. Eng.*, vol. 217, Sep. 2019, Art. no. 111127, doi: 10.1016/j.mee.2019.111127.
- [42] F. Liu, M. Fan, Z. He, and X. Lu, "Using RBF algorithm for scanning acoustic microscopy inspection of flip chip," in *Proc. 19th Int. Conf. Electron. Packag. Technol. (ICEPT)*, Aug. 2018, pp. 112–114, doi: 10.1109/ICEPT.2018.8480418.
- [43] X. Lu, F. Liu, Z. He, L. Li, N. Hu, and L. Su, "Defect inspection of flip chip package using SAM technology and fuzzy C-means algorithm," *Sci. China Technol. Sci.*, vol. 61, no. 9, pp. 1426–1430, Sep. 2018, doi: 10.1007/s11431-017-9185-6.

- [44] F. Liu, L. Su, M. Fan, J. Yin, Z. He, and X. Lu, "Using scanning acoustic microscopy and LM-BP algorithm for defect inspection of micro solder bumps," *Microelectron. Reliab.*, vol. 79, pp. 166–174, Dec. 2017, doi: 10.1016/j.microrel.2017.10.029.
- [45] J. Yang and I. C. Ume, "Detection of solder bump defects in electronic packages using local temporal coherence analysis of laser ultrasonic signals," *J. Electron. Packag.*, vol. 131, no. 1, Mar. 2009, Art. no. 011013, doi: 10.1115/1.3068301.
- [46] J. Yang, L. Zhang, and I. C. Ume, "Defect detection of flipchip solder bump with wavelet analysis of laser ultrasound signals," in *Proc. 56th Electron. Compon. Technol. Conf.*, 2006, p. 7, doi: 10.1109/ECTC.2006.1645713.
- [47] S. Liu, D. Erdahl, I. C. Ume, A. Achari, and J. Gamalski, "A novel approach for flip chip solder joint quality inspection: Laser ultrasound and interferometric system," *IEEE Trans. Compon. Packag. Technol.*, vol. 24, no. 4, pp. 616–624, Dec. 2001, doi: 10.1109/6144.974950.
- [48] J. Gong, I. C. Ume, K. Akinade, and A. R. Chaudhuri, "Quality evaluation of solder bump in PBGA package for commercial product application using laser ultrasonic technique," in *Proc. ASME Int. Mech. Eng. Congr. Expo.*, Nov. 2013, pp. 1–6, doi: 10.1115/IMECE2013-66484.
- [49] J. Gong and I. C. Ume, "Nondestructive evaluation of poor-wetted lead-free solder bumps in ball grid array packages using laser ultrasound and interferometric technique," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 3, no. 8, pp. 1301–1309, Aug. 2013, doi: 10.1109/TCPMT.2012.2226033.
- [50] I. C. Ume, J. Gong, R. Ahmad, and A. Valdes, "Laser ultrasonic inspection of solder bumps in flip-chip packages using virtual chip package as reference," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 1, no. 11, pp. 1739–1746, Nov. 2011, doi: 10.1109/TCPMT.2011. 2160261.
- [51] V. V. Reddy, I. C. Ume, A. M. Mebane, K. Akinade, A. R. Chaudhuri, B. Rogers, C. Guirguis, K. Derksen, and P. Patel, "Assessment of 2nd level interconnect quality in flip chip ball grid array (FCBGA) package using laser ultrasonic inspection technique," in *Proc. SMTA Int. Conf.*, vol. 18, Rosemont, IL, USA, 2018, pp. 12–21.
- [52] V. V. B. Reddy, S. Gupta, J. Williamson, and S. K. Sitaraman, "Correlation studies between laser ultrasonic inspection data and finiteelement modeling results in evaluation of solder joint quality in microelectronic packages," *J. Electron. Packag.*, vol. 144, no. 1, Mar. 2022, Art. no. 011009, doi: 10.1115/1.4050898.
- [53] V. V. B. Reddy, I. C. Ume, J. Williamson, and S. K. Sitaraman, "Evaluation of the quality of BGA solder balls in FCBGA packages subjected to thermal cycling reliability test using laser ultrasonic inspection technique," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 11, no. 4, pp. 589–597, Apr. 2021, doi: 10.1109/TCPMT.2021.3065958.
- [54] I. C. Ume and J. Gong, "Evaluation of lead-free solder bump voiding ball grid array packages using laser ultrasound and interferometric technique," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 3, no. 8, pp. 1310–1320, Aug. 2013, doi: 10.1109/TCPMT.2013.2262500.
- [55] T. L. Steen, M. B. Klein, and T. W. Murray, "Laser ultrasonic inspection of subsurface defects in flip-chips," in *Proc. AIP Conf.*, 2005, pp. 321–328, doi: 10.1063/1.1916694.
- [56] T. C. Chai, B. S. Wongi, W. M. Bai, A. Trigg, and Y. K. Lain, "A novel defect detection technique using active transient thermography for high density package and interconnections," in *Proc. 53rd Electron. Compon. Technol. Conf.*, 2003, pp. 920–925, doi: 10.1109/ECTC.2003. 1216400.
- [57] X. Lu, G. Liao, Z. Zha, Q. Xia, and T. Shi, "A novel approach for flip chip solder joint inspection based on pulsed phase thermography," *NDT E Int.*, vol. 44, no. 6, pp. 484–489, 2011, doi: 10.1016/j.ndteint.2011.05.003.
- [58] X. Zhou, Y. Xue, G. Tian, and Z. Liu, "Thermal analysis of solder joint based on eddy current pulsed thermography," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 7, no. 7, pp. 1111–1118, Jul. 2017, doi: 10.1109/TCPMT.2017.2696159.
- [59] X. Lu, T. Shi, J. Han, G. Liao, L. Su, and S. Y. Wang, "Defects inspection of the solder bumps using self reference technology in active thermography," *Infr. Phys. Technol.*, vol. 63, pp. 97–102, Mar. 2014, doi: 10.1016/j.infrared.2013.12.019.
- [60] X. N. Lu, T. L. Shi, Q. Xia, and G. L. Liao, "Thermal conduction analysis and characterization of solder bumps in flip chip package," *Appl. Thermal Eng.*, vol. 36, pp. 181–187, Apr. 2012, doi: 10.1016/j.applthermaleng.2011.12.028.

- [61] Z. He, L. Wei, M. Shao, and X. Lu, "Detection of micro solder balls using active thermography and probabilistic neural network," *Infr. Phys. Tech*nol., vol. 81, pp. 236–241, Mar. 2017, doi: 10.1016/j.infrared.2017.01.008.
- [62] X. Zhou, J. Zhou, G. Tian, and Y. Wang, "Research on defects inspection of solder balls based on eddy current pulsed thermography," *Sensors*, vol. 15, no. 10, pp. 25882–25897, Oct. 2015, doi: 10.3390/s151025882.
- [63] X. Lu, Z. He, L. Su, M. Fan, F. Liu, G. Liao, and T. Shi, "Detection of micro solder balls using active thermography technology and K-means algorithm," *IEEE Trans. Ind. Informat.*, vol. 14, no. 12, pp. 5620–5628, Dec. 2018, doi: 10.1109/TII.2018.2839614.
- [64] K. Y. Chan, K. F. C. Yiu, H.-K. Lam, and B. W. Wong, "Ball bonding inspections using a conjoint framework with machine learning and human judgement," *Appl. Soft Comput.*, vol. 102, Apr. 2021, Art. no. 107115, doi: 10.1016/j.asoc.2021.107115.
- [65] Z. Long, X. Zhou, X. Zhang, R. Wang, and X. Wu, "Recognition and classification of wire bonding joint via image feature and SVM model," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 9, no. 5, pp. 998–1006, May 2019, doi: 10.1109/TCPMT.2019.2904282.
- [66] D.-B. Perng, S.-M. Lee, and C.-C. Chou, "Automated bonding position inspection on multi-layered wire IC using machine vision," *Int. J. Prod. Res.*, vol. 48, no. 23, pp. 6977–7001, 2010, doi: 10.1080/00207540903059497.
- [67] D.-B. Perng, C.-C. Chou, and S.-M. Lee, "Design and development of a new machine vision wire bonding inspection system," *Int. J. Adv. Manuf. Technol.*, vol. 34, nos. 3–4, pp. 323–334, Aug. 2007, doi: 10.1007/s00170-006-0611-6.
- [68] J. Chen, Z. Zhang, and F. Wu, "A data-driven method for enhancing the image-based automatic inspection of IC wire bonding defects," *Int. J. Prod. Res.*, vol. 59, no. 16, pp. 4779–4793, Aug. 2021, doi: 10.1080/00207543.2020.1821928.
- [69] M.-J.-J. Wang, W.-Y. Wu, and C.-C. Hsu, "Automated post bonding inspection by using machine vision techniques," *Int. J. Prod. Res.*, vol. 40, no. 12, pp. 2835–2848, Jan. 2002, doi: 10.1080/00207540210136568.
- [70] H. Tsukahara, M. Nakashima, and T. Inagaki, "Automatic visual inspection system for IC bonding wires," in *Proc. SPIE*, vol. 939, pp. 140–147, Jul. 1988, doi: 10.1117/12.947058.
- [71] R. Ghaffarian, "Microelectronics packaging technology roadmaps, assembly reliability, and prognostics," *Facta Universitatis-Ser, Electron. Energetics*, vol. 29, no. 4, pp. 543–611, 2016.



LAMIA ALAM received the B.S. and M.S. degrees in computer science and engineering (CSE) from the Chittagong University of Engineering and Technology (CUET), Chittagong, Bangladesh, in 2014 and 2018, respectively. She is currently pursuing the Ph.D. degree in computer engineering with The University of Texas at Dallas.

She also holds a faculty position with the Department of CSE, CUET. Her research interests include human–machine interaction, computer vision, and deep learning.



NASSER KEHTARNAVAZ (Fellow, IEEE) is currently an Erik Jonsson Distinguished Professor with the Department of Electrical and Computer Engineering and the Director of the Embedded Machine Learning Laboratory, The University of Texas at Dallas. He has authored or coauthored 11 books and more than 400 publications in these areas. His research interests include signal and image processing, machine learning and deep learning, and real-time implementation on

embedded processors. He is a fellow of SPIE and AAIA, a Licensed Professional Engineer, and the Editor-in-Chief of *Journal of Real-Time Image Processing*.