IEEE Access

Received 3 June 2022, accepted 12 July 2022, date of publication 21 July 2022, date of current version 27 July 2022. *Digital Object Identifier* 10.1109/ACCESS.2022.3193155

# **RESEARCH ARTICLE**

# A Low-Power Passive UHF Tag With High-Precision Temperature Sensor for Human Body Application

# LIANG-HUNG WANG<sup>®1</sup>, (Senior Member, IEEE), ZHENG PAN<sup>1</sup>, HAO JIANG<sup>®1</sup>, HUA-LING LAI<sup>1</sup>, QI-PENG RAN<sup>1</sup>, AND PATRICIA ANGELA R. ABU<sup>®2</sup>, (Member, IEEE)

<sup>1</sup>Department of Microelectronics, College of Physics and Information Engineering, Fuzhou University, Fuzhou 350108, China <sup>2</sup>Department of Information Systems and Computer Science, Ateneo de Manila University, Quezon City 1108, Philippines

Corresponding author: Hao Jiang (jianghao@fzu.edu.cn)

This work was supported in part by the National Natural Science Foundation of China; in part by the Major Project of Ministry of Science and Technology; in part by the Major Project and Innovation Platform of Science and Technology Agency of Fujian Province; and in part by the Health and Education Project of Fujian Province under Grant 61971140, Grant 2020IM010200, Grant 2021H6003, Grant 2021D036, and Grant 2019-WJ-18.

**ABSTRACT** Radio frequency identification (RFID) tags are widely used in various electronic devices due to their low cost, simple structure, and convenient data reading. This topic aims to study the key technologies of ultra-high frequency (UHF) RFID tags and high-precision temperature sensors, and how to reduce the power consumption of the temperature sensor and the overall circuits while maintaining minimal loss of performance. Combined with the biomedicine, an innovative high-precision human UHF RFID chip for body temperature monitoring is designed. In this study, a ring oscillator whose output frequency is linearly related to temperature is designed and proposed as a temperature-sensing circuit by innovatively combining auxiliary calibration technology. Then, a binary counter is used to count the pulses, and the temperature is ultimately calculated. This topic designed a relaxation oscillator independent of voltage and current. The various types of resistors were used to offset the temperature deviation. A current mirror array calibration circuit is used to calibrate the process corner deviation of the clock circuit with a self-calibration algorithm. This study mainly contributes to reducing power consumption and improving accuracy. The total power consumption of the RF/analog front-end and temperature sensor is  $7.65\mu$ W. The measurement error of the temperature sensor in the range of 0 to  $60^{\circ}$ C is less than  $\pm 0.1\%$ , and the accuracy of the output frequency of the clock circuit is  $\pm 2.5\%$ .

**INDEX TERMS** Demodulation circuit, RFID, rectifier, Relaxor, temperature sensor.

### I. INTRODUCTION

With the development and progress of society, embedded processors [1]–[6] have become widely used in image processing, networks, system logic, and other fields as an open communication source. Low-power sensors are increasingly used in everyday activities [7]–[9]. In addition, radio frequency identification (RFID) tags are widely used due to their low cost, simple structure, and convenient data reading. Nowadays, the use of RFID in various applications such

The associate editor coordinating the review of this manuscript and approving it for publication was Tariq Masood<sup>10</sup>.

as supply chain management [10], public transportation [11]–[13], and access control [14] has become an unstoppable trend [15]. Recently, the combination of RFID and sensing systems have expanded the application of RFID to environmental monitoring [16]–[23] and healthcare [24], [25]. For example, the sensors mentioned in the work of Shafiq *et al.* and Camera *et al.* [26], [27] are generally designed for temperature measurement. Zhu *et al.* [28] proposes the use of a passive RFID temperature sensor using a bimetallic coil as the temperature sensing unit. Jain *et al.* [29] proposes a high-performance, low-power temperature sensor suitable for wireless Internet of Things (IoT) devices/RFID

tags. Implemented in a 65nm CMOS process, the sensor consumes 310nW in a 10ms conversion time. Tan et al. [30] proposes a fully passive 13.56MHz RFID temperature sensor system-on-chip, with a two-point calibration, the SoC achieves a  $3\sigma$  sensing accuracy of  $\pm 0.4$ °C from 0°C to 125°C. However, the limitation of these sensors is limited in reading range and high costs. Wang et al. [31] proposes the RF-Thermometer, a remote temperature-sensing system with commercial ultra-high frequency (UHF) RFID tags. To alleviate the precision deterioration caused by missing phase measurements, a tensor completion method is proposed to restore missing phases and a Gaussian process model is leveraged to construct a phase-temperature map in the offline stage. Therefore, W. Yang et al. [32] presents a complementary metal-oxide-semiconductor (CMOS) ultra-low power temperature sensor chip for cold chain applications with temperatures down to  $-60^{\circ}$ C.

To ensure low power consumption, the most popular research direction is to continuously study higher-precision sensors. Therefore, this topic will focus on the key technologies of UHF RFID tags and high-precision temperature sensors, and how to reduce the power consumption of the temperature sensor and the overall tag chip while ensuring the performance as much as possible.

According to the index requirements of passive UHF RFID system and the measurement accuracy of human body temperature in health monitoring equipment, this study designs a fully passive UHF tag for human body temperature monitoring based on the  $0.18\mu$ m CMOS mixed signal 1P4M process. The energy and data transmission principles in RFID are analyzed, the ISO/IEC 18000-6C protocol is examined, and the design index of the system is proposed. Combined with the overall structure block diagram of passive UHF RFID, the RF/analog circuit in the RFID system is analyzed and designed. In the design of the rectifier circuit, the steady state and output of the Dixon rectifier are analyzed emphatically. In the design of the voltage regulator circuit, a reference power circuit suitable for passive UHF RFID system is created. In the RFID system, the digital baseband module has very high requirements in clock stability. A relaxation oscillator, which is independent of the power supply voltage and the reference current, is designed. An amplitude shift keying (ASK) demodulation circuit with a feedback voltage divider adjustment structure is designed. The feedback voltage divider adjustment circuit can adjust the amplitude of the input signal after voltage doubling in percentage, which increases the flexibility of the electronic label. The interaction process of the temperature data measurement between the reader and the tag is analyzed, and the flow chart is used for further analysis. Based on the in-depth analysis of the temperature sensor, a temperature sensor suitable for passive UHF RFID is designed.

The rest of this paper is organized as follows: Section II introduces the overall structure block diagram of passive UHF RFID, and makes a simple analysis of the overall circuit. Section III presents the design and analysis of key circuit

modules, including Rectifier, Relaxor, Demodulation Circuit and Modulation Circuit. Section IV provides the simulation results and analysis. Section V posted a discussion.

# II. RFID SENSOR ARCHITECTURE

The block diagram of the RFID system is shown in Figure 1 [33], including the RF/Analog front end module, the digital baseband module, and the sensor readout module. The RF front end includes an energy conversion circuit, a modulation circuit and a demodulation circuit, a clock circuit power circuit and a supply module circuit. Sensor readout module contains temperature-sensing circuit and analog-todigital conversion circuit.

# A. ANALOG FRONT END

The design of the RF/Analog front end considers the system limitations [34]. Therefore, all modules have been optimized for low power consumption to maximize the communication range. Native MOSFET are used to realize a 60% efficiency Dickson voltage multiplier [35]. The module rectifies the input signal and stores the energy required for operation in the power capacitor. Three voltage-stabilizing circuits are provided, including digital baseband, self-calibration clock generator, modulation circuit, demodulation circuit and power on reset circuit, as well as temperature sensor and electrically erasable programmable read only memory (EEPROM) to provide stable voltage. A voltage limiter has been installed to avoid possible damage to the circuit due to voltage surges when the reader and the tag are very close to each other [36].

Three regulators are also implemented, namely, 1V, 1V and 1.8V. The first 1V provides a stable voltage to the digital baseband. The second 1V provides a stable voltage to the self-calibration clock generator circuit, modulation circuit, demodulation circuit, and power on reset circuit. Lastly, the third 1.8V power the temperature sensor.

# B. RF FRONT END AND SENSOR READOUT CIRCUITS

In the UHF RFID chips, the rectifier circuit converts radio frequency waves to DC voltage, which powers the system in turn. To improve output voltage and efficiency, the Schottky diode with a low barrier is used. The relaxation oscillator calibrates the circuit through the current mirror array, the self-calibration algorithm is used to calibrate the process corner deviation of the clock circuit. An ASK demodulation circuit with a feedback voltage divider adjustment structure is designed, and the feedback voltage divider adjustment circuit can adjust the amplitude of the input signal after being doubled by a percentage. Therefore, the working distance of the electronic tag is not limited, which increases its flexibility.

# C. DIGITAL CORE

The digital core follows the electronic product code secondgeneration communication protocol to control the communication flow with the reader. Its structure is shown in Figure 1. The input signal from the analog front end is detected and demodulated in the digital demodulator. The decoder obtains



FIGURE 1. Simplified block diagram of proposed RFID sensor.

the opcode and parameters of the instruction. The control module uses a finite state machine to control the system. It performs necessary operations by accessing memory and register banks. Finally, the transmitter modulates the answer. Access to the EEPROM is handled by the memory access module circuit. In this study, a power management module that controls the state of each block is implemented. The digital baseband module is not designed in this study.

#### **III. CIRCUIT DESIGN**

#### A. RECTIFIER

In the passive UHF RFID chip, the rectifier circuit converts the radio frequency waves into a direct current voltage to power the system. As the sensor or RFID tag works at a long distance from the transmitter, the input voltage of the tag is usually very small, approximately 200mV or even lower [37]–[40]. A low-resistance Schottky diode is used to improve the efficiency of output voltage.

The rectifier circuit is realized by a MOS transistor with an external threshold voltage compensator [41]. The MOS tube has a low volt threshold voltage and a zero-volt threshold voltage. The threshold voltage is as low as 150mV and 20mV, which can be used for passive Labels [42]. As the input voltage is equivalent to the threshold voltage, a multistage rectifier must be used. The analysis and optimization of alternating to current (AC-DC) rectifiers are similar to the direct-to-current (DC-DC) rectifiers discussed by [43]. With a 3MHz input, the opto-coupled dynamic gate-control rectifier can achieve more than 80% power conversion efficiency (PCE) at an input power down to 0.55mW and achieve a forward voltage drop less than 0.1V. More than 20% PCE improvement is achieved compared with the PCE of bootstrapping rectifier (BSR) [44].

Figure 2 shows an N-stage rectifier consisting of N MOS transistors and N capacitors. All transistors have the same size value, and since the bottom plate of the capacitor has a larger parasitic capacitance than the top plate, the bottom plate can be connected to the input or ground to reduce losses. The two inputs (RF\_IN+ and RF\_IN-) are directly connected to



FIGURE 2. N-stages rectifier circuit.

the UHF antenna through an impedance matching network. RF\_IN- is arbitrarily designated as the ground node of the rectifier, and assuming that the input to the rectifier is a sinusoidal signal, there is  $RF_{IN+}$ -  $RF_{IN-}$ =Vacos $\omega$ t, where Va is the amplitude and f=  $\omega/2\pi$ =1/T is the frequency. The load capacitance (C<sub>L</sub>=C<sub>N</sub>) needs to be large to store enough charge to complete the signal processing tasks and reduce the output ripple voltage.

#### **B.** RELAXOR

#### 1) WORKING PRINCIPLE

The charge-discharge module is the core of the relaxation oscillator, as shown in Figure 3. The DC current source charges the capacitor, and the capacitor voltage rises in a ramp. The comparator's output state changes when this voltage exceeds the reference level of the input end as a comparator. This results leads to changes in the status of the Reset Set flip-flop, so that the current switch of the capacitor is charged, and the charging mode of the capacitor is changed to the discharge state. The voltage level of the formation of the trigger output is oscillated in a cycle.

Given a reference current source to charge capacitor, the charging process can be represented by the formula (1):

$$I_{REF} = C \frac{dV_{REF}}{dt},\tag{1}$$

where C is the capacity,  $I_{REF}$  is a reference current source, and  $V_{REF}$  is a reference level, which can be simplified to the formula (2):

$$dV_{REF} = \frac{I_{REF}}{C}dt,$$
 (2)

The circuit is a total of two capacitance turntables, so the charge and discharge cycle of each capacitor is half the entire clock cycle. Formula (2) is integrated in [0, T/2]

$$V_{REF} = \int_0^{\frac{L}{2}} \frac{I_{REF}}{C} dt = \frac{I_{REF}}{C} \bullet \frac{T}{2}, \qquad (3)$$



FIGURE 3. Simplified block of slope circuit.

Due to the non-ideality of the comparator, the jump of the comparator output required to input the difference mode signal has a certain amplitude and require a response time. Thus, the voltage across the capacitor inevitably compares the circuit state to change the circuit state than the reference level of the comparator.

The calculation formula is as follows:

$$f = \frac{I_{REF}}{2V_{REF}C} = \frac{1}{2RC}.$$
(4)

For higher accuracy, the oscillator needs to be calibrated.

### C. CALIBRATION PRINCIPLE AND CIRCUIT IMPLEMENTATION

At the beginning of the calibration process, the electronic tag antenna receives a square wave modulation signal of 38.4 kHz. Then, the square wave signal is demodulated by the demodulator and input to the digital baseband module, and becomes the enabling signal of the counter. The output clock of the oscillator is measured at a high voltage level to judge whether the output of the counter can meet the set value at a low voltage level. If the count meets the set value, then calibration is stopped. Otherwise, the charging current of the relaxation oscillator is increased or decreased. Then,

VOLUME 10, 2022

the next cycle also repeats the previous operation until the output clock frequency of the oscillator reaches the expected accuracy. The flowchart of the calibration algorithm is shown in Figure 4.



FIGURE 4. Simplified block of slope circuit.

Theoretically, the output clock frequency of the relaxation oscillator is only related to the capacitance and resistance, and has nothing to do with the power supply voltage and reference current. The deviation in values of the capacitance and resistance values are shown at different process corners, in which the  $0.18\mu$ m process has approximately 30% deviation, which can lead to a large deviation in the output clock frequency of the oscillator. And this study use two types of resistors (i.e., rhrpo and rpdifsab), the first-order temperature coefficients of the two resistors can be found in the process library, and the total temperature coefficients can be achieved by calculation to zero. Through simulation verification, the digital baseband can still work normally when the clock deviation is  $\pm 10\%$ . To ensure the yield of the electronic tag chip, this topic has to calibrate the clock and the system clock frequency to  $\pm 2.5\%$  required by ISO/IEC 18000-6C protocol.

The Clock calibration consists of two methods [45]: current mirror array calibration and capacitive (or resistive) array calibration. The latter is unrelated to the magnitude or fluctuation of bias current and related only to the proportion of current. Correct calibration cannot be guaranteed if a capacitor or resistor array is used for calibration. Thus, this study adopts the current mirror-array calibration method. Compared with the capacitance or resistance array calibration method, this method has the advantages of simple structure, high linearity and high precision, and the layout and wiring are relatively simple.

This study assume that the current flowing through the capacitor C is  $I_{REF}$  during normal operation. As shown in Figure 5, the currents flowing through the resistor and



FIGURE 5. Circuit comparison before and after clock calibration.

capacitor in the clock circuit before calibration are both  $I_{REF}$ . When a deviation of the current  $I_{REF}$  occurs, the deviation of the two currents cancel each other out. However, because the deviation of the capacitor and the resistor at different process corners is not the same, the output clock frequency and set value of the oscillator are different, and the clock calibration needs to be performed at this time. By adjusting the current flowing through the capacitor, this topic can obtain the charging current  $I_{CAL}$ .

$$\alpha = \frac{I_{CAL}}{I_{REF}},\tag{5}$$

Based on the assumption that the deviation of resistance is m and the deviation of capacitance is n, larger is positive, and less is negative, the following formula (6) can be obtained by combining formulas (4) and (5):

$$f = \frac{I_{CAL}}{2V_{REF}C},$$
  
=  $\frac{I_{CAL}}{2I_{REF}R(1+m)C(1+n)},$   
=  $\frac{\alpha}{2RC(1+m)(1+n)},$  (6)

To consistently keep the clock output frequency at f = 1.92MHz all the time, the following formula can be obtained:

$$\alpha = (1+m)(1+n),$$
 (7)

The reference level  $V_{REF}$  is generated by a constant current source flowing through the resistor, and its current value is  $17I_0$ . The current  $I_{CAL}$  that charges the capacitor is obtained after calibration by the current mirror array. The current mirror array calibration analysis diagram is shown in the Figure 6.

By querying the parameters of the process library and simulation, it can be concluded that under different process corners, the maximum deviation of the resistance is 20% and the maximum deviation of the capacitance is 30%. If the clock is not calibrated and combined with formula (6), the maximum and minimum output frequency value of the clocks are shown as follows:

$$f_{\rm max} = \frac{1}{0.8 \times 0.7} f_0 = 1.79 f_0,$$
 (8)

$$f_{\min} = \frac{1}{1.2 \times 1.3} f_0 = 0.64 f_0,$$
 (9)

where  $f_0$  is the clock output frequency value of this design, which is 1.92MHz.



FIGURE 6. Current mirror array.

As shown in Figure 6, transistors (P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>, P<sub>7</sub>, P<sub>8</sub>) constitute the current mirror array, and its aspect ratio is set at 16:8:4:2:1. The ports  $(D_4, D_3, D_2, D_1)$  of the digital baseband module to calibrate the signal to the current mirror array. To enable the clock calibration circuit to conduct both positive calibration (increase the output frequency) and negative calibration (reduce the output frequency), setting the calibration ports (D<sub>4</sub>, D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>) to (10000) by default. The current flowing through  $P_8$  is  $I_0$ , which is the minimum branch current of the current mirror array. Then, the calibration range of the current mirror array is  $16I_0-15I_0$ . To avoid the situation where the calibration ports  $(D_4, D_3, D_2, D_1)$  are 0 and the charging current I<sub>CAL</sub> is 0, the P<sub>3</sub> branch solves the situation in which the clock circuit does not oscillate at this time. The current flowing through the resistor R is used to generate the reference level V<sub>REF</sub>, which is set to 17I<sub>0</sub>. When the default value is input for clock calibration,  $I_{REF} = I_{CAL}$ .

The calibration range of this circuit is as follows:

$$f_{CAL_{max}} = \frac{32}{17} f_0 \approx 1.88 f_0, \tag{10}$$

$$f_{CAL\_min} = \frac{1}{17} f_0 \approx 0.06 f_0,$$
 (11)

The calibration accuracy is calculated as follows:

$$\Delta f_{CAL} = \frac{1}{32} \times f_0 = 0.06 \text{MHz.}$$
(12)

This result ensures that the clock calibration circuit can calibrate the clock output frequency within the requirements specified in the protocol.

The block diagram of the relaxation oscillator is shown in Figure 7, and the relaxation oscillator consists of the following four modules [46], [47]. The first is the reference power supply. The second is the charging and discharging circuit, which is composed of two sets of inverters. Third is the charging and discharging control logic, which is used to control the charging and discharging of the capacitor. Last is the clock calibration module, which calibrates the oscillator due to the process, voltage, temperature, and frequency deviation [48].

(1) The flip-flop is in the state of Q = 1 when the input voltage gradually increases. At this time, the P<sub>2</sub> tube of the right inverter is switched on, and the N<sub>2</sub> tube is switched off, so the current I<sub>CAL</sub> charges the capacitor C<sub>2</sub> through the P<sub>2</sub> tube of the right inverter.



FIGURE 7. Clock circuit structure of relaxation oscillator structure.

The voltage  $V_C_2$  on  $C_2$  gradually increases as the charging time increases, the  $P_1$  tube of the left inverter is turned off, and the  $N_1$  tube is turned on.  $C_1$  is discharged to the ground through the  $N_1$  tube of the left inverter. The level of  $V_C_1$  decreases rapidly because the discharge current is much larger than the charging current.

- (2) When  $V_C_2$  slowly rises to  $V_{REF}$ , the output state of Comp2 changes and the output of flip-flop is Q = 0. At this time, the P<sub>1</sub> tube is turned on, and the N<sub>1</sub> tube is turned off. Thus, the current I<sub>CAL</sub> charges C<sub>1</sub> through the P<sub>1</sub> tube, and the voltage V\_C<sub>1</sub> on C<sub>1</sub> slowly rises. The P<sub>2</sub> tube is turned off, the N<sub>2</sub> tube is turned on, and C<sub>2</sub> is discharged to the ground through the N<sub>2</sub> tube, so the level of V\_C<sub>2</sub> drops rapidly.
- (3) When  $V_C_1$  rises to the reference level  $V_{REF}$  of the comparator, the output state of Comp1 changes, and the output of the flip-flop is Q=1. Then, returning to the initial state, so roll on occurs in cycles and the output of Q generates periodic pulses. After shaping and improving the driving capability, a rectangular output pulse is formed, which meets the needs of the digital baseband.

# **D. DEMODULATION CIRCUIT**

The improved demodulator structure is shown in Figure 8. In Figure 9, the RF signal  $RF_{IN}$  received by the antenna passes through the voltage doubling rectifier circuit composed of  $M_{R1}$ ,  $M_{R2}$ ,  $M_{R3}$ ,  $M_{R4}$  and  $C_1$ ,  $C_2$ ,  $C_3$  to obtain the amplified positive half cycle signal [49], [50]. Then, the signal recovers the envelope of the data signal through the envelope detector composed of  $M_{R4}$ ,  $C_{D1}$ , and  $R_{D1}$  connected by diodes. The leakage protection circuit does not work when the input signal amplitude in the far-field area is low, and opens the shunt when the input voltage amplitude in the near-field area is



FIGURE 8. Improved demodulation circuit structure.



FIGURE 9. Equivalent impedance model.

high, to keep the voltage at point X stable.  $R_{f1}$ ,  $C_{F1}$ ,  $R_{F2}$ , and  $C_{F2}$  form a second order low pass filter. When it works, it can be regarded as two first order low pass filters in series; The first-order envelope filter  $R_{F1}$  is mainly used to remove the residual components of the high frequency carrier; The low-pass filter composed of  $R_{F2}$  and  $C_{F2}$  mainly completes the average filtering. Due to the large noise interference in wireless communication, the data decision comparator adopts a hysteretic comparator with certain anti interference ability. The internal output buffer stage of the comparator is a twostage inverter, which is mainly used to complete the function of waveform shaping.

 $M_{P1}$ ,  $M_{P2}$ ,  $M_{P3}$ ,  $R_{P1}$ ,  $R_{P1}$ ,  $R_{P3}$ ,  $C_{P1}$ ,  $M_{D1}$ , and  $M_{D2}$  form a limiting circuit, which is called the feedback partial voltage regulating circuit in this paper. The obtained energy expression is shown in formula (13), and the equivalent diagram of energy acquisition is shown in Figure 9.

$$V_{DEMO_{IN}} = \frac{Z_{IN}}{Z_{ANT} + Z_{IN}} V_{ANT_{IN}},$$
(13)

When the input signal  $RF_{IN}$  is extremely small,  $Z_{ANT}$  and  $Z_{IN}$  should be conjugate matched to ensure the maximum transmission of energy. At this time,  $V_{DEMO\_IN}=0.5V_{ANT\_IN}$ ; when the input signal  $RF_{IN}$  is large and the matching is not very strict,  $V_{DEMO\_IN}<0.5V_{ANT\_IN}$ . The feedback voltage division regulation structure mainly limits the voltage at point X by adjusting the input resistance  $R_{IN}$  of the demodulator.

The working principle of the feedback partial voltage regulation structure is shown as follows: when the input signal energy received by the antenna is small, the voltage at point X is low and does not reach the opening voltage of the feedback partial voltage regulation structure. At this time,  $M_{P1}$ is cut off; the voltage at point Z is very low;  $M_{P1}$ ,  $M_{P2}$ , and  $M_{P3}$  are cut off; and the feedback partial voltage regulation structure does not work. When the signal energy received by the antenna is high, the input signal after voltage doubling rectification makes the voltage at point X higher, reaching the opening voltage of the feedback voltage division regulation structure,  $M_{P1}$  starts to charge the capacitor  $C_{P1}$ , and the voltage at point Z increases. When the voltage at point Z is greater than the threshold voltage of  $M_{P2}$ ,  $M_{P2}$  is switched on. With the increase of the drain current of  $M_{P2}$ , the drain output resistance becomes smaller so that the input resistance  $R_{IN}$  of the demodulator decreases, and the input signal  $V_{DEMO_{IN}}$  of the demodulator also decreases.

The main function of the capacitor  $C_{P1}$  is to keep the voltage at point Z basically constant during the data ASK\_0, so that the voltage divider ratio of  $V_{ANT_IN}$  and  $V_{DEMO_IN}$  during the data ASK\_1 and ASK\_0 remains unchanged basically. At the same time, the tag chip may move from the near-field area to the far-field area during operation, and the charge stored on  $C_{P1}$  should be discharged at this time.  $M_{D1}$ ,  $M_{D2}$  mainly form a discharge circuit, and then form a slow decay circuit with  $C_{P1}$ . After the feedback voltage divider adjustment, the amplitudes of the data signals ASK\_1 and ASK\_0 are attenuated in equal proportions. The role of  $M_{P3}$ ,  $R_{P2}$ , and  $R_{P3}$  is to further reduce the common mode voltage of the input data envelope signal.

The aforementioned feedback partial voltage regulation structure can achieve demodulation better in a high dynamic range when the antenna impedance is large, such as  $|Z_{ANT}| = 630\Omega$ . However, the impedance of the general dipole antenna is 73 $\Omega$ . Formula (13) shows that the effect of feedback adjustment is not very good. To solve this problem, the improved method in this study aims to add parallel voltage stabilizing and current relief regulating MOS tubes  $M_{N1}$ ,  $M_{N2}$ , and  $M_{N3}$  after feedback of the partial pressure regulation.

In the traditional demodulator, the parallel voltage stabilizing and hard limiting protection circuit makes the modulation depth shallow and increases the difficulty of demodulation. The improved feedback parallel voltage regulation circuit can attenuate the signal without reducing the modulation depth, so it has a larger dynamic working range.

#### E. MODULATION CIRCUIT

The modulation mode of passive UHF RFID is backscattered energy [51]. The principle of ASK backscatter modulation is to control the internal impedance of the electronic tag chip, so that the mismatch between the chip and the antenna indirectly changes the reflection coefficient. The reader senses RF signals with various amplitudes and demodulates them according to the protocol to obtain the correct signal.

In the signal modulation, impedance mismatch increases the reflection coefficient, and a large amount of RF energy is reflected at this time. The reflection coefficient can be obtained from the load impedance ( $Z_L$ ) and the characteristic impedance ( $Z_A$ ) of the transmission line. It is shown in the

77074

following formula:

$$\Gamma = \frac{Z_L - Z_A}{Z_L + Z_A}.$$
(14)

As shown in Figure 10, by adding capacitance or resistance to the modulation circuit to change the internal impedance, the modulation methods are divided into two categories.



**FIGURE 10.** (a) Resistance load modulation circuit and (b) Capacitive load modulation circuit.

When the data "1" is returned, the switch is closed to adjust the mismatch between the internal impedance of the electronic tag chip and the antenna impedance. At this time, the electronic tag chip backscatters the most of the RF signals. When the data "0" is returned, the switch is disconnected, so the internal impedance of the electronic tag chip completely matches the antenna impedance. At this time, the electronic tag chip absorbs most of the RF signals and reflects a few back so that the data "0" and "1" can be distinguished. As shown in Figure 11, the level conversion circuit converts the low level of the digital baseband signal to the high level so that the resistance becomes smaller when the switch  $N_6$  is turned on. At the same time, an enable tube N5 controlled by the digital signal is added. The modulation circuit can be modulated normally only after the digital baseband is enabled. When EN is at a low level and the enable tube N<sub>5</sub> is not on, the gate source voltage of the switch tube N<sub>6</sub> is zero, the switch tube N<sub>6</sub> is not on and the modulation does not work. When EN is high, the gate source voltage of the enable tube N5 is high, the gate source voltage of the switch tube N<sub>6</sub> is also high, the switch tube N<sub>6</sub> is turned on, and the modulation circuit works normally. The level conversion circuit and N5 greatly improve the efficiency of the circuit.

# F. TEMPERATURE SENSOR

Figure 12 shows the block diagram of the temperature sensor [52]. The digital control logic module (CTRL LOGIC) controls the oscillator (OSC) and binary counter. The digital control logic module controls the on-off status of the oscillator and whether the binary counter counts. The output frequency of the oscillator depends on the detected temperature. Finally, the binary counter counts the number of pulses sent by the oscillator in a fixed time interval.

The measurement process starts from the rising edge of the "start" signal sent by the digital baseband. Then, the control logic module generates three binary signals to control the working time of other modules. First, the "OSC\_EN" signal



FIGURE 11. Circuit diagram of realizing backscatter modulation.



FIGURE 12. Block diagram of temperature sensor.

connects the oscillator to the power supply. After the frequency of the oscillator has stabilized, the "Temp\_meas" signal determines the fixed time interval, so the binary counter counts the pulses. The control logic module uses the given 1.92MHz clock generator module with temperature compensation as a reference time. Finally, the falling edge of the "Enable" signal indicates the end of the measurement and resets the counter.

Figure 13 shows the circuit diagram of a ring oscillator whose output frequency changes with temperature. The output frequency is adjusted by the power supply current I. The frequency expression of the pulse generator is shown in formula (15),  $C_L$  is the load capacitance,  $N_S$  is the number of delay stages, and  $V_{H-}V_L$  is the output voltage swing. Each stage delay gate has two states of opening and closing, so burrs occur in current I, and  $C_1$  is the filter capacitance of current I.  $C_2$  and  $R_4$  adjust the lower voltage limit of the oscillator to adjust the oscillation frequency. At the same time, a pole is introduced to filter out the tip pulse. The pole frequency is shown in formula (16).

$$f = \frac{I}{N_S C_L \left( V_H - V_L \right)},\tag{15}$$

$$f_{p0} = \frac{1}{2\pi R_4 C_2},\tag{16}$$

The self-biased cascode current source generates the temperature-dependent power supply current required by the pulse generator. As shown in formulas (17) and (18), the power supply current I can be expressed as a function of the threshold voltage  $V_{TH}$ , the transconductance  $K_N$  and the aspect ratio W/L of transistor N<sub>6</sub>, and the resistance R<sub>3</sub>.

$$I = k_N \left(\frac{W}{L}\right)_6 \left(V_{GS6} - V_{TH}\right)^2, \qquad (17)$$

$$V_{GS6} = I \bullet R_3, \tag{18}$$



FIGURE 13. Circuit diagram of temperature dependent oscillator module.

Formula (19) can be obtained by simplification as follows:

$$I = \frac{V_{TH}}{R_3} + \frac{1}{k_N \left(\frac{W}{L}\right)_{N_6} R_3^2} + \frac{1}{R_3} \sqrt{\frac{2V_{TH}}{k_N \left(\frac{W}{L}\right)_{N_6} R_3} + \frac{1}{\left[k_N \left(\frac{W}{L}\right)_{N_6} R_3\right]^2}} \quad (19)$$

If  $R_3$  and  $(W/L)_{N6}$  are large, current I can be expressed as follows:

$$I \approx \frac{V_{TH}}{R_3},\tag{20}$$

The relationship between the threshold voltage  $V_{TH}$  and the temperature change of resistance  $R_3$  is shown in the following formulas:

$$V_{TH}(T) = V_{TH}(T_0) \left[ 1 + TC_{V_{TH}}(\Delta T) \right],$$
(21)  
$$R_3(T) = R_3(T_0) \left[ 1 + TC \mathbf{1}_{R_3}(\Delta T) + TC \mathbf{2}_{R_3}(\Delta T)^2 \right],$$
(22)

 $TC_{VTH}$  and TC1 are negative temperature coefficients,  $\Delta T = T T_0$ . Formulas (21) and (22) are replaced into formula (23). Current I can be expressed as a function of temperature T and expanded by Taylor series as follows:

$$I = \frac{V_{TH}(T_0)}{R_3(T_0)} [1 + (TC_{V_{TH}} - TC_{1_{R_3}})(\Delta T) + (TC_{1_{R_3}}^2 - TC_{V_{TH}}TC_{1_{R_3}})(\Delta T)^2 - TC_{1_{R_3}}^3(\Delta T)^3 + \cdots],$$
(23)

The variation range of the human body temperature is small. When  $|\Delta T| < 20^{\circ}$ C, the contribution of higher-order terms is very small, so it can be ignored. At this time, the dependence of current I and temperature T is

$$\frac{\partial I}{\partial T} = \frac{V_{TH}(T_0)}{R_3(T_0)} (TC_{V_{TH}} - TC \mathbf{1}_{R_3}).$$
(24)

Therefore, the oscillation frequency is expected to change linearly with temperature from 25°C to 45°C, and its temperature characteristics are mainly provided by the change of  $V_{TH}$  of resistor  $R_3$  and transistor  $N_6$  with temperature. The output frequency sensitivity of the oscillator is 58.3kHz/°C. Transistors (P<sub>3</sub>, P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>, P<sub>7</sub>, P<sub>8</sub>) form a large swing PMOS cascode current mirror to provide a high-power rejection ratio for the temperature sensor. Within the V<sub>DD</sub> variation range of  $\pm 20\%$ , the change of the temperature sensor is less than 0.1°C. The pulse generator subcircuit is basically a ring oscillator composed of an odd number of current controlled inverter units and a feedback loop. The two sets of inverters (N<sub>11</sub>, P<sub>13</sub> and N<sub>12</sub>, P<sub>14</sub>) shape the output of the ring oscillator and shift the pulse level to the digital logic level.

The power supply current of the ring oscillator varies with temperature. Therefore, as shown in formula (20), the output frequency varies in proportion to the temperature. Therefore, the number of pulses N that the binary counter will count within a controlled time interval fixed by the signal "Temp\_meas" depends on the temperature. To correct the process variation error, the calibration points N1 and N2 at two different temperatures  $T_1$  and  $T_2$  are stored in the memory of the RFID tag chip. Then, the sensor does not need to send the three values when the reader needs to measure the temperature in T<sub>3</sub>. However, it needs to send the difference between the measured value at T<sub>3</sub>, the calibration value at T<sub>1</sub>, and the difference between the calibration value at T<sub>2</sub>, T<sub>1</sub>. In this way, the number of bits to be sent back to the reader is reduced with the minimum additional cost of the digital baseband part, thereby reducing the power consumption. By knowing Y<sub>2</sub> and the calibrated temperature of the sensor in advance, the reader can obtain the sensor characteristic formula. Finally, the reader can determine the temperature  $T_3$  of the sensor by the value of  $Y_3$ .

#### **IV. SIMULATION RESULTS**

#### A. RELAXOR

For reference, the current changes as follows:

As shown in Table 1, the maximum deviation of the output frequency of the clock is 0.019MHz (0.99%), which meets the standard requirement of  $\pm 2.5\%$ . The circuit designed can suppress the fluctuation and deviation of the reference current to a great extent and allow the deviation of the reference current within a certain range ( $\pm 20\%$ ).

TABLE 1. Clock simulation for different reference current deviations.

Input	$V_{DD} = 1 V$	$D_4 D_3 D_2 D_1 D_0 =$ "10000"
$I_{REF}$ (nA)	f (MHz)	Jitter (ns)
80	1.901	0.9
90	1.915	0.4
100	1.920	0.1
110	1.927	0.7
120	1.932	0.9

As shown in Table 2, when the power supply voltage deviation is 200 mV (20%), the maximum deviation of the output frequency of the clock is 0.021 MHz (1.09%), which meets the standard requirement of  $\pm 2.5\%$  and leaves a large margin. From the preceding simulation results, it can be

TABLE 2.	Clock simulation	for different	supply vol	tage deviations.
----------	------------------	---------------	------------	------------------

Input	$I_{REF} = 100$ nA $D_4L$	$D_3 D_2 D_1 D_0 = $ "10000"
$V_{DD}(\mathrm{V})$	f(MHz)	<i>Jitter</i> (ns)
0.8	1.899	0.9
0.9	1.910	0.9
1.0	1.920	0.3
1.1	1.928	0.7
1.2	1.935	1.2

concluded that the output frequency of the clock remains basically unchanged when the power supply voltage ripple amplitude, ripple frequency, and deviation are different. The circuit designed this time can suppress the fluctuation and deviation of the power supply voltage to a great extent and allow the deviation of the power supply voltage within a certain range ( $\pm 20\%$ ), which reduces the design difficulty of the voltage regulator circuit.

After the clock calibration is turned on and the simulation environment remains unchanged, the relaxation oscillator circuit is simulated under the TT, SS, and FF process corners. The results are shown in Figure 14.



FIGURE 14. Clock circuit process simulation of corner and temperature.

The figure shows that the temperature characteristics of the clock circuit are good. The temperature change has a great influence on the output frequency at the SS and FF process corners. The maximum frequency is 1.96MHz, the minimum frequency is 1.89MHz, and the error range is 1.56% to 2.08%, meeting the requirement of  $\pm 2.5\%$  specified in the agreement. The power consumption simulation value of the clock circuit is  $1.8\mu$ W.

#### **B. DEMODULATION AND MODULATION**

The input and output simulation diagrams of the demodulator in the far-field, mid-field and near-field areas are shown in Figure 15, Figure 16, and Figure 17, respectively. Among them, the amplitude of the input ASK modulation signal in these areas are 100mV, 300mV, and 5V, respectively. The modulation depth is 80% and noisy signals occur.



FIGURE 15. Input and output of demodulator in far-field area.



FIGURE 16. Input and output of demodulator in mid-field area.



FIGURE 17. The input and output of the demodulator in the near-field area.

The low-level duration is 6.25, 10, and  $5\mu$ s, which correspond to the bit rate of 160, 100, and 40 kbps, respectively.

The low-voltage input modulation signal of the circuit can be correctly demodulated, the high level is 1V, and the low level is 0V. The power consumption simulation value of the demodulation circuit is  $2\mu$ W.

The simulation result of the modulation circuit is shown in Figure 18. In the picture, MOD\_IN is the digital signal given by the digital baseband, and RF is the radio frequency signal received by the electronic tag chip. When the digital signal is at a high level, most of the radio frequency energy is backscattered, and the signal amplitude received by the electronic tag chip is at this time. The value is small; when the digital signal is at a low level, because the impedance is completely matched, almost all the energy is captured by the chip at this time, and the signal amplitude is large. The power consumption simulation value of the modulation circuit is 100nW.

# C. TEMPERATURE SENSOR SIMULATION

The output frequency simulation diagram of the temperature sensing circuit is shown in Figure 19, which shows that



FIGURE 18. Simulation diagram of backscatter modulation circuit.



FIGURE 19. Simulation diagram of output frequency of temperature sensing circuit.

#### TABLE 3. Performance summary.

Parameters	[28]	[48]	[49]	This Work
Technology (nm)	130	40	22	180
Area(mm <sup>2</sup> )	0.002	0.001	0.005	0.04
Inaccuracy (°C)	2	0.9	1.07	0.1
Temp range (°C)	-60~40	0~100	-5~85	0~60
Power (µW)	0.15	530	56	7.65

the output frequency of the ring oscillator is proportional to the temperature. The output frequency of the ring oscillator has very stable characteristics with temperature in the entire temperature range, and changes linearly. For every degree of temperature increase, the output frequency of the ring oscillator increases by approximately 58.3383kHz.

When the temperature is 0 °C, the output of the binary counter is 11b'00101101111, which is converted to a decimal number of 367. Similarly, when the temperature is 60 °C, the output of the counter is converted to a decimal number of 1767.

The quantitative results of the temperature sensor at different temperatures are shown in Table 3. When the temperature is 0°C, the output of the binary counter is 11b'00101101111, which is converted to a decimal number of 367. Similarly,



FIGURE 20. Temperature sensor measurement error under different process corners.

when the temperature is 60°C, the output of the counter is converted to a decimal number of 1767.

Simulations are performed under the TT, FF, SS, FNSP, and SNFP process corners. The simulation data are exported to MATLAB for processing, and error calculation is performed on all data within the temperature range of 0 to 60°C. Finally, the results are calculated. Fitting is performed in a line graph, and the error result is shown in Figure 20. The figure shows that the measurement error of the temperature sensor is very small from 25°C to 40°C,  $|3\sigma| < 0.1$ °C, except for the range  $|3\sigma| < 0.3$ °C, which meets the expected index requirements. The power consumption simulation value of the temperature sensor is 900nW.

The performance of the presented temperature sensor chip is summarized and compared to other state-of-the-art designs in Table 3. Compared to other designs, the presented chip shows the lowest measurement temperature with the smallest chip area and the lowest power consumption, by using the proposed nonlinear error calibration. However, the power consumption reduction is actually at the cost of a narrowed measurement range at the high temperature end, which is presented in Table 3.

### **V. DISCUSSION**

According to the index requirements of passive UHF RFID system and the measurement accuracy of human body temperature in health monitoring equipment, this paper designs a fully passive UHF tag applied to human body temperature monitoring. The total power consumption of the designed RFID tag RF/analog front end and temperature sensor is 7.65 $\mu$ W, the measurement error of the temperature sensor in the range of 0 to 60°C is less than ±0.1°C, and the accuracy of the output frequency of the clock circuit is ±2.5%.

Compared with the traditional temperature sensor, the new temperature sensor in this study uses a ring oscillator whose output frequency is linearly related to the temperature as the temperature-sensing circuit. Compared with the quantization method, it does not need to consume static power consumption and is easy to integrate into the RFID system. And the temperature sensor is calibrated to improve the accuracy of the temperature sensor. Aparicio *et al.* [53] introduces a sensor topology specifically tailored for these requirements. Targeting the 40 nm CMOS technology node, the proposed sensor uses both bipolar and CMOS transistors, benefiting

from the stable thermal characteristics of the former and the compactness and speed of the latter. The sensor has been fully characterized through extensive post-layout simulations for a temperature range of 0 to 100°C, achieving a maximum error of  $\pm 0.9$ °C, considering  $3\sigma$  yield and a resolution of 0.5°C.

Unlike the proposed CMOS temperature sensor [54] for use in cold chain applications down to  $-60^{\circ}$ C, the nonlinear error in the conventional PTAT current-based sensor circuit was characterized for the first time. A two-point calibration method was proposed to compensate for the nonlinear error in addition to the traditional linear error calibration.

### **VI. CONCLUSION**

According to the index requirements of the passive UHF RFID system and the measurement accuracy of human body temperature in health monitoring equipment, a ring oscillator whose output frequency is linearly related to temperature is designed. This ring oscillator is proposed as a temperaturesensing circuit by innovatively combining auxiliary calibration technology. The present study designs a fully passive UHF tag for human body temperature monitoring. The total power consumption of the designed RFID tag RF/analog front end and temperature sensor is  $7.65\mu$ W, the stimulation error of the temperature sensor is less than  $\pm 0.1\%$  from 0 °C to 60°C and the accuracy of the output frequency of the clock circuit is  $\pm 2.5\%$ . This design only completes the preimitation, layout, and post-imitation of the analog front-end, RF front-end, and temperature sensor in the RFID system. Except for the circuit modules that have been designed, the digital baseband and memory have not been designed. Combining the RFID tags with temperature sensors can sense and transmit the ambient temperature, and at the same time identify items, which have more practical functions than general tags. The RFID tag chip with integrated temperature sensor can be widely used in the medical and healthcare field, and combined with portable medical electronic equipment. This development will greatly promote the further improvement of the global medical service level and the level of disease prevention.

### ACKNOWLEDGMENT

The authors would like to thank the Fujian Integrated Circuit Design Center, College of Physics and Information Engineering, Fuzhou University, for providing their Research Laboratory, EDA tools, electronic components, and measuring instruments.

### REFERENCES

- [1] Y. Yu, X. Yu, Z. Zhao, K. Qian, and D. Wang, "Image analysis system for optimal geometric distribution of RFID tags based on flood fill and DLT," *IEEE Trans. Instrum. Meas.*, vol. 67, no. 4, pp. 839–848, Apr. 2018, doi: 10.1109/TIM.2017.2789122.
- [2] K. Fan, W. Jiang, H. Li, and Y. Yang, "Lightweight RFID protocol for medical privacy protection in IoT," *IEEE Trans. Ind. Informat.*, vol. 14, no. 4, pp. 1656–1665, Apr. 2018, doi: 10.1109/TII.2018.2794996.

- [3] L.-H. Wang, W.-Z. Dong, J.-Z. Chen, F.-X. Wang, and M.-H. Fan, "Lowpower low-data-loss bio-signal acquisition system for intelligent electrocardiogram detection," *IEICE Electron. Exp.*, vol. 14, no. 4, 2017, Art. no. 20161142, doi: 10.1587/elex.14.20161142.
- [4] L.-H. Wang, T.-Y. Chen, K.-H. Lin, Q. Fang, and S.-Y. Lee, "Implementation of a wireless ECG acquisition SoC for IEEE 802.15.4 (ZigBee) applications," *IEEE J. Biomed. Health Informat.*, vol. 19, no. 1, pp. 247–255, Jan. 2015, doi: 10.1109/JBHI.2014.2311232.
- [5] S.-Y. Lee, L.-H. Wang, and Q. Fang, "A low-power RFID integrated circuits for intelligent healthcare systems," *IEEE Trans. Inf. Technol. Biomed.*, vol. 14, no. 6, pp. 1387–1396, Nov. 2010, doi: 10.1109/TITB.2010.2053942.
- [6] W.-P. Tsai, L.-H. Wang, R.-Q. Chen, and P.-C. Huang, "A multi-lead ECG acquisition device base on Bluetooth microcontroller," in *Proc. IEEE Int. Conf. Consum. Electron.-Taiwan (ICCE-TW)*, Sep. 2021, pp. 1–2, doi: 10.1109/ICCE-TW52618.2021.9603160.
- [7] K. Singh, D. N. Tejeshwini, S. Patel, S. Sudhir, Z. M. Ahmed, T. V. Prabhakar, and J. Kuri, "Localization of life safety vests in an aircraft using backscattering RFID communication," *IEEE J. Radio Freq. Identificat.*, vol. 4, no. 3, pp. 234–245, Sep. 2020, doi: 10.1109/JRFID.2020.3005248.
- [8] S. Yang, M. Crisp, R. V. Penty, and I. H. White, "RFID enabled health monitoring system for aircraft landing gear," *IEEE J. Radio Freq. Identificat.*, vol. 2, no. 3, pp. 159–169, Sep. 2018, doi: 10.1109/JRFID.2018. 2822770.
- [9] R. Miscioscia, A. De Girolamo Del Mauro, E. Massera, A. Imparato, and C. Minarini, "Embedding a critical temperature indicator in a highfrequency passive RFID transponder," *IEEE J. Radio Freq. Identificat.*, vol. 4, no. 3, pp. 256–264, Sep. 2020, doi: 10.1109/JRFID.2020. 3001346.
- [10] T.-M. Choi, W.-K. Yeung, T. C. E. Cheng, and X. Yue, "Optimal scheduling, coordination, and the value of RFID technology in garment manufacturing supply chains," *IEEE Trans. Eng. Manag.*, vol. 65, no. 1, pp. 72–84, Feb. 2018, doi: 10.1109/TEM.2017.2739799.
- [11] A. R. Unterhuber, S. Iliev, and E. M. Biebl, "Estimation method for high-speed vehicle identification with UHF RFID systems," *IEEE J. Radio Freq. Identificat.*, vol. 4, no. 4, pp. 343–352, Dec. 2020, doi: 10.1109/JRFID.2020.2989900.
- [12] B. Sofia, F. D. Hutu, and Y. Duroc, "UHF RFID temperature sensor tag integrated into a textile yarn," *Sensors*, vol. 22, p. 818, Jan. 2022, doi: 10.3390/s22030818.
- [13] F. M. Belenguer, A. Martinez-Millana, A. M. Salcedo, and J. H. A. Nunez, "Vehicle identification by means of radio-frequency-identification cards and magnetic loops," *IEEE Trans. Intell. Transp. Syst.*, vol. 21, no. 12, pp. 5051–5059, Dec. 2020, doi: 10.1109/TITS.2019.2948221.
- [14] H.-W. Lee, "Design of multi-functional access control system," *IEEE Access*, vol. 9, pp. 85255–85264, 2021, doi: 10.1109/ACCESS. 2021.3087917.
- [15] S. Mondal, D. Kumar, and P. Chahal, "Recent advances and applications of passive harmonic RFID systems: A review," *Micromachines*, vol. 12, no. 4, p. 420, Apr. 2021, doi: 10.3390/mi12040420.
- [16] R. Abdulghafor, S. Turaev, H. Almohamedh, R. Alabdan, B. Almutairi, A. Almutairi, and S. Almotairi, "Recent advances in passive UHF-RFID tag antenna design for improved read range in product packaging applications: A comprehensive review," *IEEE Access*, vol. 9, pp. 63611–63635, 2021, doi: 10.1109/ACCESS.2021.3074339.
- [17] J. Zhang, A. I. Sunny, G. Zhang, and G. Tian, "Feature extraction for robust crack monitoring using passive wireless RFID antenna sensors," *IEEE Sensors J.*, vol. 18, no. 15, pp. 6273–6280, Aug. 2018, doi: 10.1109/JSEN.2018.2844564.
- [18] N. Javed, M. A. Azam, I. Qazi, Y. Amin, and H. Tenhunen, "Datadense chipless RFID multisensor for aviculture industry," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 12, pp. 1193–1196, Dec. 2020, doi: 10.1109/LMWC.2020.3032027.
- [19] R. Khalifeh, M. S. Yasri, B. Lescop, F. Gallée, E. Diler, D. Thierry, and S. Rioual, "Development of wireless and passive corrosion sensors for material degradation monitoring in coastal zones and immersed environment," *IEEE J. Ocean. Eng.*, vol. 41, no. 4, pp. 776–782, Oct. 2016, doi: 10.1109/JOE.2016.2572838.
- [20] G. Li, Y. Zhao, R. Hailey, N. Zhang, Y. Liang, and J. L. Purswell, "An ultrahigh frequency radio frequency identification system for studying individual feeding and drinking behaviors of group-housed broilers," *Animal*, vol. 13, no. 9, pp. 2060–2069, 2019, doi: 10.1017/S1751731118003440.

- [21] L.-H. Wang, W. Zhang, M.-H. Guan, S.-Y. Jiang, M.-H. Fan, P. A. R. Abu, C.-A. Chen, and S.-L. Chen, "A low-power high-data-transmission multilead ECG acquisition sensor system," *Sensors*, vol. 19, no. 22, p. 4996, Nov. 2019, doi: 10.3390/s19224996.
- [22] L. Shahid, H. Shahid, M. A. Riaz, S. I. Naqvi, M. J. Khan, M. S. Khan, Y. Amin, and J. Loo, "Chipless RFID tag for touch event sensing and localization," *IEEE Access*, vol. 8, pp. 502–513, 2020, doi: 10.1109/ ACCESS.2019.2961691.
- [23] K. Suresh, V. Jeoti, S. Soeung, M. Drieberg, M. Goh, and M. Z. Aslam, "A comparative survey on silicon based and surface acoustic wave (SAW)-based RFID tags: Potentials, challenges, and future directions," *IEEE Access*, vol. 8, pp. 91624–91647, 2020, doi: 10.1109/ ACCESS.2020.2976533.
- [24] L. H. Wang, Y. M. Hsiao, X. Q. Xie, and S. Y. Lee, "An outdoor intelligent healthcare monitoring device for the elderly," *IEEE Trans. Consum. Electron.*, vol. 62, no. 2, pp. 128–135, May 2016, doi: 10.1109/TCE.2016.7514671.
- [25] C. Yang, X. Wang, and S. Mao, "Respiration monitoring with RFID in driving environments," *IEEE J. Sel. Areas Commun.*, vol. 39, no. 2, pp. 500–512, Feb. 2021, doi: 10.1109/JSAC.2020.3020606.
- [26] Y. Shafiq, J. S. Gibson, H. Kim, C. P. Ambulo, T. H. Ware, and S. V. Georgakopoulos, "A reusable battery-free RFID temperature sensor," *IEEE Trans. Antennas Propag.*, vol. 67, no. 10, pp. 6612–6626, Oct. 2019, doi: 10.1109/TAP.2019.2921150.
- [27] F. Camera and G. Marrocco, "Electromagnetic-based correction of bio-integrated RFID sensors for reliable skin temperature monitoring," *IEEE Sensors J.*, vol. 21, no. 1, pp. 421–429, Jan. 2021, doi: 10.1109/JSEN.2020.3014404.
- [28] W. Zhu, Q. Zhang, M. Matlin, Y. Chen, Y. Wu, X. Zhu, H. Zhao, R. Pollack, and H. Xiao, "Passive digital sensing method and its implementation on passive RFID temperature sensors," *IEEE Sensors J.*, vol. 21, no. 4, pp. 4793–4800, Feb. 2021, doi: 10.1109/JSEN.2020. 3035756.
- [29] J. Tan, M. Sathyamurthy, A. Rolapp, J. Gamez, E. Hennig, and R. Sommer, "A fully passive RFID temperature sensor SoC with an accuracy of ±0.4°C (3σ) from 0°C to 125°C," in *Proc. IEEE Int. Conf. (RFID)*, 2018, pp. 1–8, doi: 10.1109/RFID.2018.8376198.
- [30] J. Tan, M. Sathyamurthy, A. Rolapp, J. Gamez, E. Hennig, and R. Sommer, "A fully passive RFID temperature sensor SoC with an accuracy of ±0.4 °C (3σ) from 0 °C to 125 °C," *IEEE J. Radio Freq. Identificat.*, vol. 3, no. 1, pp. 35–45, Mar. 2019, doi: 10.1109/JRFID.2019. 2896145.
- [31] X. Wang, J. Zhang, Z. Yu, S. Mao, S. C. G. Periaswamy, and J. Patton, "On remote temperature sensing using commercial UHF RFID tags," *IEEE Internet Things J.*, vol. 6, no. 6, pp. 10715–10727, Dec. 2019, doi: 10.1109/JIOT.2019.2941023.
- [32] W. Yang, H. Jiang, and Z. Wang, "A 0.0014 mm<sup>2</sup> 150 nW CMOS temperature sensor with nonlinearity characterization and calibration for the -60 to ±40 °C measurement range," *Sensors*, vol. 19, no. 8, p. 1777, Apr. 2019, doi: 10.3390/s19081777.
- [33] D. Liu, Z. Liu, Z. Yong, X. Zou, and J. Cheng, "Design and implementation of an ECC-based digital baseband controller for RFID tag chip," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4365–4373, Jul. 2015, doi: 10.1109/TIE.2014.2387333.
- [34] N. Javed, M. A. Azam, and Y. Amin, "Chipless RFID multisensor for temperature sensing and crack monitoring in an IoT environment," *IEEE Sensors Lett.*, vol. 5, no. 6, pp. 1–4, Jun. 2021, doi: 10.1109/LSENS.2021.3083218.
- [35] L. F. Rahman, M. Marufuzzaman, L. Alam, L. M. Sidek, and M. B. I. Reaz, "A low power and low ripple CMOS high voltage generator for RFID transponder EEPROM," *PLoS ONE*, vol. 15, no. 2, Feb. 2020, Art. no. e0225408, doi: 10.1371/journal.pone.0225408.
- [36] H.-L. Lai, L.-H. Wang, M.-H. Fan, and H. Jiang, "A power management unit design for a wearable ECG application," in *Proc. IEEE Int. Conf. Consum. Electron. Taiwan (ICCE-Taiwan)*, Sep. 2020, pp. 1–2, doi: 10.1109/ICCE-Taiwan49838.2020.9258136.
- [37] M. A. Al-Absi and S. R. Al-Batati, "Hybrid internal vth cancellation rectifiers for RF energy harvesting," *IEEE Access*, vol. 8, pp. 51976–51980, 2020, doi: 10.1109/ACCESS.2020.2980080.
- [38] M. H. Ouda, W. Khalil, and K. N. Salama, "Wide-range adaptive RFto-DC power converter for UHF RFIDs," *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 8, pp. 634–636, Aug. 2016, doi: 10.1109/LMWC. 2016.2586077.

- [39] F. G. Della Corte, M. Merenda, G. G. Bellizzi, T. Isernia, and R. Carotenuto, "Temperature effects on the efficiency of Dickson charge pumps for radio frequency energy harvesting," *IEEE Access*, vol. 6, pp. 65729–65736, 2018, doi: 10.1109/ACCESS.2018.2876920.
- [40] M. Zafar, S. Ekpo, J. George, P. Sheedy, M. Uko, and A. Gibson, "Hybrid power divider and combiner for passive RFID tag wireless energy harvesting," *IEEE Access*, vol. 10, pp. 502–515, 2022, doi: 10.1109/ACCESS.2021.3138070.
- [41] A. Godinho, Z. Yang, T. Dong, L. Gonçalves, P. Mendes, Y. Wen, P. Li, and Z. Jiang, "A dynamic threshold cancellation technique for a high-power conversion efficiency CMOS rectifier," *Sensors*, vol. 21, no. 20, p. 6883, Oct. 2021, doi: 10.3390/s21206883.
- [42] M. Potocny, M. Kovac, D. Arbet, M. Sovcik, L. Nagy, V. Stopjakova, and R. Ravasz, "Low-voltage DC-DC converter for IoT and on-chip energy harvester applications," *Sensors*, vol. 21, p. 5721, Aug. 2021, doi: 10.3390/s21175721.
- [43] A. K. Moghaddam, J. H. Chuah, H. Ramiah, J. Ahmadian, P.-I. Mak, and R. P. Martins, "A 73.9%-efficiency CMOS rectifier using a lower DC feeding (LDCF) self-body-biasing technique for far-field RF energyharvesting systems," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 4, pp. 992–1002, Apr. 2017, doi: 10.1109/TCSI.2016.2623821.
- [44] L. Huang, A. Murray, and B. W. Flynn, "A high-efficiency lowpower rectifier for wireless power transfer systems of deep microimplants," *IEEE Access*, vol. 8, pp. 204057–204067, 2020, doi: 10.1109/ACCESS.2020.3036703.
- [45] K. Elangovan and C. S. Anoop, "A self-calibration circuit for the resistance measurement of parallel R-C sensor," in *Proc. IEEE 2nd Int. Conf. Control, Meas. Instrum. (CMI)*, Jan. 2021, pp. 201–205, doi: 10.1109/CMI50323.2021.9362820.
- [46] Y. A. Chang and S. I. Liu, "A 13.4-MHz relaxation oscillator with temperature compensation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 7, pp. 1725–1729, Jul. 2019, doi: 10.1109/TVLSI. 2019.2908204.

- [47] S.-L. Chen, T. K. Chi, M.-C. Tuan, C.-A. Chen, L- H. Wang, W.-Y. Chiang, M.-Y. Lin, and P. A. R. Abu, "A novel low-power synchronous preamble data line chip design for oscillator control interface," *Electronics*, vol. 9, no. 9, p. 1509, Sep. 2020, doi: 10.3390/electronics9091509.
- [48] H. V. Nguyen, J. Kim, and S. Kim, "Temperature and supply voltage insensitive relaxation oscillator using voltage reference," in *Proc. TEN-CON IEEE Region 10 Conf.*, Oct. 2018, pp. 555–558, doi: 10.1109/TEN-CON.2018.8650199.
- [49] A. Trigui, M. Ali, A. C. Ammari, Y. Savaria, and M. Sawan, "Energy efficient generic demodulator for high data transmission rate over an inductive link for implantable devices," *IEEE Access*, vol. 7, pp. 159379–159389, 2019, doi: 10.1109/ACCESS.2019. 2950622.
- [50] S. Hong, A. K. George, D. Im, M. Je, and J. Lee, "A 1.0 V, 5.4 pJ/bit GFSK demodulator based on an injection locked ring oscillator for low-IF receivers," *IEEE Access*, vol. 8, pp. 185209–185217, 2020, doi: 10.1109/ACCESS.2020.3029863.
- [51] J. Lu, D. Liu, H. Li, C. Zhang, and X. Zou, "A fully integrated HF RFID tag chip with LFSR-based light-weight tripling mutual authentication protocol," *IEEE Access*, vol. 7, pp. 73285–73294, 2019, doi: 10.1109/ACCESS.2019.2920437.
- [52] N. Vinshtok-Melnik and J. Shor, "Ultra miniature 1850 μm<sup>2</sup> ring oscillator based temperature sensor," *IEEE Access*, vol. 8, pp. 91415–91423, 2020, doi: 10.1109/ACCESS.2020.2994326.
- [53] A. Aparicio and P. Ituero, "A 900 μm<sup>2</sup> BiCMOS temperature sensor for dynamic thermal management," *Sensors*, vol. 20, p. 3725, Jul. 2020, doi: 10.3390/s20133725.
- [54] C.-Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein, and H.-J. Lee, "An 8b subthreshold hybrid thermal sensor with ±1.07°C inaccuracy and singleelement remote-sensing technique in 22nm FinFET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 318–320, doi: 10.1109/ISSCC.2018.8310312.

. . .