

Received 28 June 2022, accepted 17 July 2022, date of publication 21 July 2022, date of current version 27 July 2022.

Digital Object Identifier 10.1109/ACCESS.2022.3192738

RESEARCH ARTICLE

Design and Implementation of Single-Input-Multi-Output DC-DC Converter Topology for Auxiliary Power Modules of Electric Vehicle

MUDADLA DHANANJAYA¹, DEVENDRA POTNURU², (Senior Member, IEEE),
PREMKUMAR MANOHARAN³, (Member, IEEE),
AND HASSAN HAES ALHELOU⁴, (Senior Member, IEEE)

¹Department of Electrical and Electronics Engineering, Anil Neerukonda Institute of Technology and Sciences, Sanghivalasa, Visakhapatnam, Andhra Pradesh 531162, India

²Department of Electrical and Electronics Engineering, Gayatri Vidya Parishad College of Engineering for Women, Kommadi, Visakhapatnam, Andhra Pradesh 530048, India

³Department of Electrical and Electronics Engineering, Dayananda Sagar College of Engineering, Bengaluru, Karnataka 560078, India

⁴Department of Electrical and Computer System Engineering, Monash University, Clayton, VIC 3800, Australia

Corresponding authors: Hassan Haes Alhelou (alhelou@ieee.org) and Premkumar Manoharan (mprem.me@gmail.com)


ABSTRACT A compact DC-DC converter is required as an auxiliary power module in Electric Vehicles (EVs) to power the onboard electric motor and other auxiliaries. Most of the existing multi-port converters have limitations on duty ratio, charging currents of the inductor ($i_{L1} > i_{L2}$ or $i_{L1} < i_{L2}$), output voltages ($V_{01} > V_{02}$ or $V_{01} < V_{02}$), and the issue of cross-regulation during load variation. This paper presents a multi-port DC-DC converter with Single-Input Multiple-Output (SIMO) to circumvent all these limitations. The proposed topology generates independent outputs without affecting the other loads during the operation. It is observed that cross-regulation is effectively eliminated while controlling the loads. The control of the converter is simple without any duty ratio and inductor current charging constraints. The validity of the proposed converter has been verified by using a prototype with a 100W rating and delivers two output voltages of 24V and 14.4V at duty ratios of 50% and 30% with an input voltage of 48V. It can be extended to multiple outputs. The simulation and experimental results are analyzed to prove the effectiveness of this auxiliary power module for EV applications.

INDEX TERMS Auxiliary power module, cross-regulation, DC-DC converter, electric vehicle, single-input-dual-output converter.

NOMENCLATURE

V_{DC}	Input voltage.
I_{DC}	Input current.
D_1, D_2	Duty ratio of switches.
S_1, S_2	Switches.
D_{1D}, D_{2D}	Diodes.
L_1, L_2	Inductors.
C_1, C_2	Capacitors.
V_{01}, V_{02}	Output voltages.
I_{01}, I_{02}	Output currents.
i_{L1}, i_{L2}	Inductor currents.
V_{C1}, V_{C2}	Voltage across capacitors.

i_{D1D}, i_{D2D}	Current through the diodes.
V_{S1}, V_{S2}	Voltage across the switches.
i_{D1D}, i_{D2D}	Current through the diodes.
V_{S1}, V_{S2}	Voltage across the switches.
c_{1-8}	Initial values.
t	Time period.
M_{VDC1}	Voltage gain at load-1.
M_{VDC2}	Voltage gain at load-2.
T_S	Time period in one switching cycle.
f	Switching frequency.
Δi_{L1}	Inductor (L_1) ripple current.
Δi_{L2}	Inductor (L_2) ripple current.
CCM	Continuous conduction mode.
DCM	Discontinuous conduction mode.

The associate editor coordinating the review of this manuscript and approving it for publication was Chi-Seng Lam .

D_M	Duty ratio between CCM and DCM.
x, u	State and input vectors.
B, C, E, F	Matrices of appropriate size.
y	Output vector.
G_{vd1}	Transfer function at load-1.
G_{vd2}	Transfer function at load-2.
V_{Smax}	Maximum voltage stress across switch.
D_{1min}, D_{2min}	Minimum duty ratios.
D_{1max}, D_{2max}	Maximum duty ratios.
L_{1min}, L_{2min}	Minimum inductance.
L_{1max}, L_{2max}	Maximum inductance.
R_{L1max}, R_{L2max}	Maximum load resistance.
D_{max}	Maximum duty ratio.
Δi_{L1max}	Maximum inductor (L_1) ripple current.
Δi_{L2max}	Maximum inductor (L_2) ripple current.
C_{1min}, C_{2min}	Minimum capacitance of capacitors.
r_C	ESR of the filter capacitor.
V_{cpp}	Peak-to-peak ripple output voltage.
i_F	Forward current of the switch.
V_F	Threshold voltage of the switch.
r_{DS}	On-state resistance of the switch.
P_O	Output power.
V_r	Ripple voltage.
S_{V_Stress}	Switch voltage stress.
D_{V_Stress}	Diode voltage stress.
S_{I_Stress}	Switch current stress.
D_{I_Stress}	Diode current stress.
N_S	Number of switches.
N_D	Number of diodes.
N_L	Number of inductors.
N_C	Number of capacitors.
$N_{component}$	Number of components.
N_{input}	Number of inputs.
N_{output}	Number of outputs.
t_{on}	Switch on-time.
t_{off}	Switch off-time.
P_D	Diode conduction loss.
R_F	diode forward resistance.
I_D	Average value of the diode current.
I_{Drms}	RMS value of the diode current.
P_{RFD}	Diode conduction loss due to RF.
R_{FD}	Diode forward voltage.
P_{VFD}	Diode conduction loss due to VF.
P_{rL}	Power loss in the inductor ESR.
r_L	Effective resistance of an inductor.
i_{rms}	RMS value of the switch current.
I_0	Load current.
Δi_L	Maximum inductor ripple current.
r_C	Effective resistance of the capacitor.
P_{rC}	Power loss in the capacitor ESR.
P_I	Input power.
M_{IDC}	Current gain.




FIGURE 1. (a) Auxiliary power modules, (b) SIMO converter.

including global warming and increment in the carbon footprint. These issues are effortlessly addressed by integrating power converters with renewable energy sources like photovoltaic (PV) and fuel cells. However, the variety of renewable energy sources and varied power converters complicates their penetration. The DC-DC converters are usually application-specific and suitable for low to high-power applications in Electric Vehicles (EVs) and grid-tied converters [1], [2]. The automotive industry, as well as many national governments, have recently promoted and invested significant resources in developing EVs and hybrid electric vehicles (HEVs) to reduce dependency on fossil fuels while providing users with energy-efficient, environmentally-friendly transportation. The sales growth of EVs and HEVs is not yet equivalent to that of traditional internal combustion engine vehicles, owing to parts design problems and the cost of such intermediate devices. A critical challenge in designing an energy-efficient electric powertrain that utilizes numerous integrated power electronics subcomponents while meeting the component expenditure, power density, and volume objectives.

A conventional powertrain comprises several power electronic converter modules, each with different power ratings, as shown in Figure 1(a). In the powertrain, a DC-DC converter, also known as an auxiliary power module, is critical because it supplies power to vehicle accessories, such as power steering, wiper blade motors, music systems, headlamps, and other modules. Moreover, it functions continuously throughout the vehicle's operation.

I. INTRODUCTION

The depletion of fossil fuels has an extreme impact on the automobile industry, influenced by environmental issues,

Multi-output DC-DC converters are required in various applications, including standby power supplies, LED drivers, and communication systems. Multiple outputs can be generated with multiple windings in the flyback converter to obtain simple circuitry and simplify the design. EVs with auxiliary power modules using Single-Input-Multi-Output (SIMO) DC-DC converters are illustrated in Figure 1(b). However, due to the severe cross-regulation, it is impossible to adjust the output voltages independently, reducing their overall efficiency. SIMO converters have been developed to attain higher efficiency; nonetheless, the cross-regulation problem still is present with these converters.

The topology in [3] and [4] has the potential to operate as buck/boost simultaneously using a single inductor. However, the multiple RC networks cause slow steady-state response. The topology reported in [5] and [6] is a Single-Input Multiple-Outputs (SIMO) and Single Input-Dual Output (SIDO) converter and provides buck operation. However, both these topologies use coupled inductors which is feasible for only low-power applications. A single inductor SIMO with buck/boost operation is reported in [7]. However, the estimation and design of the current predictor for the controller are complex. Most SIMO DC converters are prone to cross-regulation, as reported in [8]. The deadbeat control offers an effective solution to this problem. Nevertheless, an additional current observer is needed from multiple output channels. Eventually, the control strategy gets complex. A novel unidirectional and bidirectional DC-DC converter for buck operation is reported in [9]. This topology is designed using more inductors, which ultimately reduces efficiency. The topology in [10] presents a generalized integrated dual output converter with a wide range of buck action and better steady-state performance. However, the conduction loss for this converter is higher as both the switches operate to yield the different dc outputs. An interleaved synchronous buck converter is reported in [11]. It has a constraint on inductor currents viz. $i_{L1} > i_{L2}$, which reduces converter utilization. Synthesis of Multiple-Input Multiple-Outputs (MIMO) topologies is derived using network theory in [12] with optimized components. However, port voltage restriction and duty ratio may reduce the source voltage utilization and converter operation. A dual output DC converter for step operation is reported in [13] based on the coupled inductor and voltage-lift techniques. The advantage of this topology is high voltage boosting and low voltage stress. Synthesis of single inductor multi-port SIDO and Dual-Input Single-Output (DISO) converters is presented in [14]. However, due to the operating duty ratios, their working conditions will limit the source utilization. Super-lift LUO and buck converter are integrated to develop the SIDO converter in [15] to provide both boost and buck output voltages. The operational constraint on duty ratios, i.e., $D_2 < D_1$, limits the operation range of D_1 when D_2 increases. The topology in [16] has a feature that uses a single switch to enhance the power density by reducing the size. It has high current stress for the generalized structure.




FIGURE 2. SIDO converters; (a) proposed in [9], (b) proposed in [10], (c) proposed in [11], and (d) proposed in [16].

A novel switched ladder network comprising two capacitors and inductors is presented in [17]. Even though this topology yields high voltage gain, the moderately high current stress and the inrush current on switches are problems with this converter, making it suitable for low power applications. A SIDO topology with three-level and multi-port structure features is presented in [18]. The reduction in the component and high efficiency are advantages. However, the current stress on switches and inductors is very high, limiting the topology feasibility for low-power applications. A multi-port switched-capacitor based on differential input buck topology for power management architecture is reported in [19]. It has a high inrush current and capacitor charging current ripples for achieving a substantial voltage boost.

A step-up SIMO architecture using the coupled inductor-based interleaved converter with high efficiency is presented in [20]. The coupled inductor reduces the size of the converter. However, this topology is feasible for very low-power applications. The topology reported in [21] is an interleaved architecture of SEPIC and CUK converters. This topology adds merits to handle adequate power without high voltage and current stress. The synchronous and interleaved mode of operation has high efficiency and a high-power advantage [22]. Various SIDO DC-DC converters are available in the literature for EVs application, and a few converters are depicted in Figure 2. The converters shown in Figure 2 in the recent literature have a high voltage gain and continuous current. However, it has some constraints on converter operation.

A new SIDO DC-DC converter topology for auxiliary power module applications is proposed in this paper to overcome the cross-regulation problem and other limitations of existing SIMO converters in the literature. The benefits of the proposed converter are, (i) the converter can produce different output voltages with independent or simultaneous control of two loads, (ii) there are no duty cycle constraints ($D_1 > D_2$ or $D_2 < D_1$ or $D_1 = D_2$), and port voltage restriction ($V_{01} > V_{02}$ or $V_{01} < V_{02}$) during control, and it enhances the battery utilization, and (iii) Avoid the cross-regulation problems. The main contributions of the paper are as follows.

- Design of a new SIDO DC-DC converter topology
- Possible extension of the proposed converter to multiple outputs

- Small-signal analysis of the proposed SIDO converter
- Stress analysis, power loss calculations, and controller design
- Simulation and experimental investigations

This paper is organized as follows: Section II describes the proposed SIDO topology and different operating modes. In Section III, a small-signal analysis is presented. Semiconductor stress analysis, design parameters, analysis of power loss, performance comparison, and controller design are dealt with in Section IV. The results and discussions are presented in Section V. Finally conclusion is presented in Section VI.

II. PROPOSED SINGLE-INPUT-DOUBLE-OUTPUT DC-DC CONVERTER TOPOLOGY

The proposed operation for Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM) is elaborated here. The proposed SIDO converter structure is portrayed in Figure 3(a). It has two switches (S_1, S_2), two diodes (D_{1D}, D_{2D}), two inductors (L_1, L_2), two capacitors (C_1, C_2), and load (R_1, R_2). In this topology, output voltages are independently regulated at different voltage levels by the duty cycle $D_1 - D_2$. The extended version of the proposed SIMO converter with multiple outputs is illustrated in Figure 3(b). It requires N switches, N -inductors, and N -capacitors for N -outputs. The proposed N -output version configuration can generate the independent outputs and avoid the ground problems between the outputs during their control.

The advantages of the proposed converter are:

- It is a simple structure, without using any operational constraint on duty ratio ($D_1 > D_2$ or $D_2 < D_1$ or $D_1 = D_2$)
- It can generate independent output voltages.
- No assumptions are made on inductor currents like $i_{L1} < i_{L2}$ or $i_{L1} > i_{L2}$ during control.
- Loads are isolated during real-time control of the loads, which avoids the issue of cross-regulation
- The circuit configuration can also be extended to N -outputs

It is observed that a buck mode of operation is required for EVs' auxiliary power system application. In the proposed configuration, as shown in Figure 3(b), the outputs $V_{01} - V_{0N}$ are less than V_{DC} , and they can be regulated simultaneously and individually. The converter presented in this paper is suitable to handle the loads on present and future load requirements of an EV.

A. CONTINUOUS CONDUCTION MODE (CCM)

1) SWITCHING STATE 1

Power semiconductor switches S_1 and S_2 are kept ON in this state. The current flow path is depicted in Figure 4(a). In state 1, L_1 and L_2 are magnetized by the energy port V_{DC} and supply energy to the loads (R_1 and R_2). The current through inductors and voltage across capacitors are given in equations (1)-(4).

$$i_{L1}(t) = \frac{V_{DC}}{R_1} + e^{-\alpha_1 t} [c_1 \cos \omega_1 t + c_2 \sin \omega_1 t] \quad (1)$$




FIGURE 3. Proposed configuration: (a) Dual output version, (b) N-output version.

$$v_{C1}(t) = V_{DC} - \frac{L_1}{2C_1} e^{-\alpha_1 t} \left[\cos \omega_1 t \left(\frac{\alpha_1 c_1}{R_1} + \omega_1 c_2 \right) + \sin \omega_1 t \left(-\alpha_1 c_2 + \frac{\omega_1 c_1}{R_1} \right) \right] \quad (2)$$

$$i_{L2}(t) = \frac{V_{DC}}{R_2} + e^{-\alpha_2 t} [c_3 \cos \omega_2 t + c_4 \sin \omega_2 t] \quad (3)$$

$$v_{C2}(t) = V_{DC} - \frac{L_2}{2C_2} e^{-\alpha_2 t} \left[\cos \omega_2 t \left(\frac{\alpha_2 c_3}{R_2} + \omega_2 c_4 \right) + \sin \omega_2 t \left(-\alpha_2 c_4 + \frac{\omega_2 c_3}{R_2} \right) \right] \quad (4)$$


2) SWITCHING STATE 2

In this state, the L_1 and L_2 are de-magnetized and deliver their stored energy to load R_1 and R_2 through D_{1D} and D_{2D} , as shown in Figure 4(b). The current through inductors and voltage across capacitors are given in equations (5)-(9) during this mode.

$$i_{L1}(t) = e^{-\alpha_1 t} [c_5 \cos \omega_1 t + c_6 \sin \omega_1 t] \quad (5)$$

$$v_{C1}(t) = -L_1 e^{-\alpha_1 t} \left[(-\alpha_1 c_5 + \omega_1 c_6) \cos \omega_1 t + (\omega_1 c_5 - \alpha_1 c_6) \sin \omega_1 t \right] \quad (6)$$

$$i_{L2}(t) = e^{-\alpha_2 t} [c_7 \cos \omega_2 t + c_8 \sin \omega_2 t] \quad (7)$$


FIGURE 4. Modes of operation: (a) Switching state 1, (b) Switching state 2.

$$v_{C2}(t) = -L_2 e^{-\alpha_2 t} \left[\begin{array}{l} (-\alpha_2 c_7 + \omega_2 c_8) \cos \omega_2 t \\ + (\omega_2 c_7 - \alpha_2 c_8) \sin \omega_2 t \end{array} \right] \quad (8)$$

where


$$\alpha_1 = \frac{1}{2R_1C_1}, \quad \omega_1 = \frac{1}{2} \sqrt{\left(\frac{1}{R_1^2 C_1^2} - \frac{4}{L_1 C_1} \right)},$$

$$\alpha_2 = \frac{1}{2R_1C_1} \text{ and } \omega_2 = \frac{1}{2} \sqrt{\left(\frac{1}{R_2^2 C_2^2} - \frac{4}{L_2 C_2} \right)} \quad (9)$$

The key component waveforms of circuit elements in the proposed configuration are illustrated in Figure 5 for CCM. In mode-1, when S_1 and S_2 are turned on, the voltage across inductor L_1 (V_{L1}) is subjected to $V_{DC} - V_{01}$. The current is raised with the positive slope of $(V_{DC} - V_{01})/L_1$. Consequently, the voltage across inductor L_2 (V_{L2}) is subjected to $V_{DC} - V_{02}$, and the current is raised with the positive slope of $(V_{DC} - V_{02})/L_2$. In mode-2, when S_1 and S_2 are turned off, the voltage across inductor L_1 (V_{L1}) is subjected to $-V_{01}$. Now the current is decreased with the negative slope of $-V_{01}/L_1$. At the same time, the voltage across inductor L_2 (V_{L2}) is subjected to $-V_{02}$. Consequently, the current decreases with a negative $-V_{02}/L_2$ slope. It is observed that during mode-2, the source current is zero as the source is open-circuited when S_1 and S_2 switches are turned off. This process is repeated for every cycle of control.

From the CCM, the output voltage equations for the duty ratios are given (10) for the proposed converter.

$$\begin{aligned} V_{01} &= D_1 V_{DC}, \\ V_{02} &= D_2 V_{DC} \end{aligned} \quad (10)$$


FIGURE 5. Theoretical waveforms of the proposed converter in CCM.

From the above discussions, it is observed that change in one load would not influence the other. Hence, the issue of cross-regulation is eliminated, and the circuit configuration facilitates that the inductor stored energy is limited to one particular load only. So, the converter allows independent control and operation of loads. More importantly, the control of this converter is simple and has no control and operational constraints on duty ratio and inductor currents.

B. DISCONTINUOUS CONDUCTION MODE (DCM)

This section elaborates on the converter operation during DCM, and corresponding equivalent circuits are given in Figure 6(a-c). The respective current and the voltage plots are shown in Figure 7 for ideal conditions.

In DCM, there are three modes of operation. In mode-1, when S_1 and S_2 are turned on, the voltage across inductor L_1 (V_{L1}) is subjected to $V_{DC} - V_{01}$. The current is raised with the positive slope of $(V_{DC} - V_{01})/L_1$. Consequently, the voltage across inductor L_2 (V_{L2}) is subjected to $V_{DC} - V_{02}$, and the current is raised with the positive slope of $(V_{DC} - V_{02})/L_2$. In mode-2, when S_1 and S_2 are turned off, the voltage across inductor L_1 (V_{L1}) is subjected to $-V_{01}$. Now the current is decreased with the negative slope of $-V_{01}/L_1$. At the same time, the voltage across inductor L_2 (V_{L2}) is subjected to $-V_{02}$. Consequently, the current decreases with a negative $-V_{02}/L_2$ slope. This process is repeated for every cycle of control. In mode-3, due to the lower current magnitude, it would become zero during t_2 to t_3 ,




FIGURE 6. Modes of operation in DCM: (a) Switching state 1-Switches are ON, (b) Switching state 2- Switches are OFF, diodes are forward biased, and (c) Switching state 2- Switches are OFF, diodes are reverse biased.




FIGURE 7. Theoretical waveforms of the proposed converter in DCM.

as shown in Figure. 7, just before the S_1 and S_2 are turned ON in the next cycle.

The output voltage equation expressions are written using the volt-sec balance for load-1 as given in (11).

$$(V_{DC} - V_{01})D_{1ON}T_s = V_{01}D_{1OFF}T_s \quad (11)$$

The output current equation (12) is written as follows.

$$I_{01} = \frac{1}{T} \int_0^{T_s} i_{L1} dt = \frac{(D_{1ON} + D_{1OFF})\Delta i_{L1}}{2} \quad (12)$$

The peak-to-peak inductor current is expressed in (13) as follows.

$$\begin{aligned} \Delta i_{L1} &= \frac{(V_{DC} - V_{01})D_{1ON}}{L_1} \\ &= \frac{V_{01}D_{1ON}(1 - M_{VDC1})}{fL_1M_{VDC}} \end{aligned} \quad (13)$$

$$I_{01} = \frac{V_{01}D_1^2(1 - M_{VDC1})}{2fL_1M_{VDC}^2} \quad (14)$$

$$D_{1ON} = \sqrt{\frac{2fL_1M_{VDC1}}{R_{01}(1 - M_{VDC1})}} \quad (15)$$

$$\text{for } D_{1ON} = 1 - \frac{2fL_1}{R_1} \quad (16)$$

$$D_{1ON} = 1 - \frac{2fL_1I_{01}}{V_{01}} \quad (17)$$

The boundary between CCM and DCM is expressed as follows.

$$M_{VDC1} = D_B = \sqrt{\frac{2fL_1M_{VDC1}^2}{R_{01}(1 - M_{VDC1})}} \quad (18)$$

Rearranging eq. 15, one obtains,

$$\frac{2fL_1}{D_{1OFF}R_1}M_{VDC1}^2 + M_{VDC1} - 1 = 0 \quad (19)$$

By solving the above equation, the voltage gain under DCM is

$$M_{VDC1} = \frac{2}{1 + \sqrt{1 + \frac{8fL_1}{D_{1ON}^2R_1}}} \quad (20)$$

The duty ratio, D_{1OFF} , can be derived in terms of D_{1ON} , L_1 , f , and R_{01} as follows.

$$D_{1OFF} = D_{1ON} \left(\frac{1}{M_{VDC1}} - 1 \right) \quad (21)$$

$$D_{1OFF} = \left(\sqrt{1 + \frac{8fL_1}{D_{1ON}^2R_1}} - 1 \right) \quad (22)$$

The above procedure is the same for the derivation of D_{2ON} , D_{2OFF} , and voltage gain-2 (M_{VDC2}) at load-2.

III. SMALL-SIGNAL MODELING

The converter is derived based on the description in [11], [22]. The general forms of dynamic equations in the state-space form are as in (10)-(27).

$$\frac{dx}{dt} = Bx + Cu \quad (23)$$

$$y = Ex + Fu \quad (24)$$

where 'x' and 'u' state and input vectors and 'y' denotes the output vector. The above equations are applicable for one

switching cycle, and the state equation and output equations are expressed as,

$$\dot{x} = B_n x + C_n u \quad (25)$$

$$y = E_n x + F_n u \quad (26)$$

where $n = 1, 2$ based on the mode of operation. The state equations are expressed as follows.

$$\dot{x} = d B_1 x + (1-d) B_2 x + d C_1 u + (1-d) C_2 \quad (27)$$

$$y = d E_1 x + (1-d) E_2 x + d F_1 u + (1-d) F_2 u \quad (28)$$

The perturbations are added in voltage, current, and duty ratio for linearizing the above state equation and expressed in (29)-(34) as follows.

$$d = D + \hat{d} \quad (29)$$

$$U = U + \hat{u} \quad (30)$$

$$X = X + \hat{x} \quad (31)$$

$$Y = Y + \hat{y} \quad (32)$$

The average model given in matrix form for the suggested converter is as follows.

$$\frac{d}{dt} \begin{bmatrix} i_{L1} \\ i_{L2} \\ v_{C1} \\ v_{C2} \end{bmatrix} = B \begin{bmatrix} i_{L1} \\ i_{L2} \\ v_{C1} \\ v_{C2} \end{bmatrix} + C V_{DC} \quad (33)$$

where

$$B = \begin{bmatrix} 0 & 0 & \frac{-(1-D_1)}{L_1} & 0 \\ 0 & 0 & 0 & \frac{(1-D_2)}{L_2} \\ \frac{(1-D_1)}{C_1} & 0 & \frac{-1}{R_1 C_1} & 0 \\ 0 & \frac{(1-D_2)}{C_2} & 0 & \frac{-1}{R_2 C_2} \end{bmatrix} \quad (34)$$

$$C = \begin{bmatrix} 1 \\ L_1 \\ D_2 \\ L_2 \\ 0 \\ 0 \end{bmatrix}, \quad E = \begin{bmatrix} 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \quad (35)$$

The derived output voltages \hat{v}_{01} , \hat{v}_{02} , \hat{d}_1 , \hat{d}_2 expressions are in (36) and (37).

$$\hat{v}_{01}(s) = G_{vd1} \hat{d}_1(s) \quad (36)$$

$$\hat{v}_{02}(s) = G_{vd2} \hat{d}_2(s) \quad (37)$$

The transfer function model for the converter is given in (38)-(39) below.

$$\frac{\hat{v}_{01}(s)}{\hat{d}_1(s)} = \frac{V_{DC}}{R_1} \left[\frac{1 + s C_1 R_1}{1 + s \frac{L_1}{R_1} + s^2 L_1 C_1} \right] \quad (38)$$

$$\frac{\hat{v}_{02}(s)}{\hat{d}_2(s)} = \frac{V_{DC}}{R_2} \left[\frac{1 + s C_2 R_2}{1 + s \frac{L_2}{R_2} + s^2 L_2 C_2} \right] \quad (39)$$




FIGURE 8. Control block diagram of the proposed converter.

A. CONTROLLER DESIGN

The closed-loop control design for the suggested converter is illustrated in Figure 8. The transfer function model of the converter is controlled using the PID controller. The gains selected using Ziegler-Nichols thumb rules and adequately tuning the gains produced desired output voltages across the loads. The effectiveness of the controller is also tested at sudden variations of the loads.

The output voltages \hat{v}_{01} \hat{v}_{02} are determined by \hat{d}_1 and \hat{d}_2 , as given in (40).

$$\begin{aligned} \hat{v}_{01}(s) &= G_{vd1} \hat{d}_1(s), \\ \hat{v}_{02}(s) &= G_{vd2} \hat{d}_2(s) \end{aligned} \quad (40)$$

The proportional gain (K_{p1}) = 0.002, integral gain (K_{i1}) = 0.21, and differential gain (K_{d1}) = 0 are used during the control of the load-1 output voltage. Similarly, proportional gain (K_{p2}) = 0.083, integral gain (K_{i2}) = 1.614 and differential gain (K_{d2}) = 0 are used for control the load-2 output voltage.

The bode plot of the open-loop transfer is shown in Figure 9(a-b), with the gain margins of 0.979dB and 1.05dB, and the phase margins are 127° and 144° for the derived open-loop transfer functions. The bode plot of the suggested converter with closed is depicted in Figure 9(c-d). The gain margins of 3.17dB and 1.49dB, and the phase margins are 113° and 134° , respectively. It is noticed that the closed-loop control is stable for the converter.

IV. PERFORMANCE ANALYSIS AND COMPARATIVE ASSESSMENT

This section describes the current and voltage stresses of the power semiconductor switches, the design procedure, the power loss calculations and their distributions, and the performance comparison.

A. VOLTAGE AND CURRENT STRESS ANALYSIS

The voltage and current stress analysis for the proposed converter are given from (41)-(43) based on the literature given in [22].

The voltage stress across the power semiconductor switch and diodes are expressed as follows.

$$\begin{aligned} V_{S1} &= V_{S2} = V_{DC} \\ V_{D1D} &= V_{D2D} = V_{DC} \end{aligned} \quad (41)$$




FIGURE 9. Bode plot analysis of the proposed converter: (a) without controller for G_{vd1} , (b) without controller for G_{vd2} , (c) with controller for G_{vd1} , and (d) with controller for G_{vd2} .

Similarly, the current stresses on the power switches and diodes are expressed as follows.

Mode 1:

$$\begin{aligned} i_{S1} &= i_{L1}, & i_{D1D} &= 0 \\ i_{S2} &= i_{L2}, & i_{D2D} &= 0 \end{aligned} \quad (42)$$

Mode 2:

$$\begin{aligned} i_{S1} &= 0, & i_{D1D} &= i_{L1} \\ i_{S2} &= 0, & i_{D2D} &= i_{L2} \end{aligned} \quad (43)$$

B. PARAMETER DESIGN

The parameter design for the proposed converter is given in equations from (44)-(47) and is derived based on literature given in [22]. The designs of inductors are given in (44).

$$\begin{aligned} L_{1min} &= \frac{R_{L1max}(1 - D_{1min})}{2f} \\ L_{2min} &= \frac{R_{L2max}(1 - D_{2min})}{2f} \end{aligned} \quad (44)$$

The inductor ripple current can be expressed as in (45).

$$\begin{aligned} \Delta i_{L1max} &= \frac{V_{O1}(1 - D_{1min})}{fL_1} \\ \Delta i_{L2max} &= \frac{V_{O2}(1 - D_{2min})}{fL_2} \end{aligned} \quad (45)$$

The output filter capacitance is calculated as in (46).

$$C_{1min} = C_{2min} = \frac{D_{max}}{2r_c f_s} \quad (46)$$

The $V_{c_{pp}}$ denotes the peak-to-peak output ripple voltage, calculated as in (47).

$$V_{c_{pp}} = \frac{V_r}{2} \quad (47)$$

The complete electrical specifications of the proposed converter are provided in Table 1.

C. POWER LOSS CALCULATION

The calculation of power losses helps to determine the efficiency of converter operation, and they are based on the

TABLE 1. Parameter specifications.

Parameter	Simulation	Experimental
Input voltage (V_{DC})	48 V	48 V
Switching frequency (f)	10 kHz	10 kHz
Capacitor (C_1/C_2)	360/200 μ F	470/200 μ F
Output current (I_{o1}/I_{o2})	4.1/3 A	4.1/3 A
Output voltage (V_{o1}/V_{o2})	24/14.4 V	24/14.4 V
Inductors (L_1/L_2)	0.6/0.4 mH	1/0.5 mH

description given in [23]–[25] and are shown in Eq. (48)–(51).

$$P_{\text{loss_IGBT}} = P_c + P_s \quad (48)$$

The IGBT conduction losses (P_c) are calculated as follows.

$$P_c = \frac{1}{T} \int_0^T (R_{\text{don}} i_F + V_{F0}) i_F dt \quad (49)$$

The switching losses (P_s) are calculated using (50) and expressed as follows.

$$P_s = (E_{\text{OFF},j} + E_{\text{ON},j}) \times f \quad (50)$$

where $E_{\text{OFF}/\text{ON}}$ is the energy distribution during the respective OFF/ON time of the switch and switching frequency. The efficiency (η) of the converter operation can be calculated as in (51).

$$\eta = \frac{P_o}{P_o + P_s + P_c} \quad (51)$$

D. COMPARATIVE ASSESSMENT



A performance comparison of the proposed converter is presented based on several components, reactive elements, voltage gain, and stresses on the device using recently developed SIMO converters, as presented in Table 2 and Table 3.

The proposed structure is tested at a different set of duty ratios, the corresponding output voltage vs. duty ratio plot is depicted in Figure 10(a). Similarly, output voltage vs. load is illustrated in Figure 10(b). Figure 10(a)–(b) shows that it can produce various output voltages without any duty cycle limitation and independently regulate the outputs. Moreover, irrespective of load variations, the output voltages are not influenced. Hence, one can conclude that the cross-regulation problems do not appear during the control of the proposed converter.

The proposed topology is simple and, without any operational constraints, can generate two different output voltages and independently be regulated. The proposed configuration has less voltage and current stress. Therefore, the converter is appropriate for auxiliary power module applications of EVs

E. EFFECT OF PARASITIC ELEMENTS

Analysis of the converter with parasitic parameters is also presented to know the effectiveness of the converter in real-time operation. Figure 11 shows the converter configuration with the parasitic resistances. The term r_{DS} denotes the


FIGURE 10. Output voltage variation as a function of load current and duty cycle; (a) Output voltage vs. load current, (b) Output voltage vs. duty cycle.

FIGURE 11. The proposed converter circuit with parasitic elements.

on-state resistance of the switch, r_{D1D} , r_{D2D} , and r_{D3D} are the forward resistance of the D_{1-3D} , respectively. r_{L1-2} is the ESR of the inductor $L_1 - L_2$. The mathematical analysis with parasitic elements for different modes of operation as in (52)–(70) is based on the description given in [22].

$$P_c = \frac{r_{DS} D P_o}{(1 - D)^2 R_L} \quad (52)$$

R_L is the load resistance and D duty ratio of the switch

The switching loss is expressed as follows.

$$P_s = \frac{1}{6} R_L f (t_{\text{on}} + t_{\text{off}}) P_o \quad (53)$$

The total power dissipation in the switch is calculated as follows.

$$P_{\text{loss_IGBT}} = P_c + P_s \quad (54)$$

$$P_{\text{loss_IGBT}} = \left[\frac{r_{DS} D P_o}{(1 - D)^2 R_L} + \frac{1}{6} R_L f (t_{\text{on}} + t_{\text{off}}) P_o \right] \quad (55)$$

The diode conduction loss is calculated as follows.

$$P_D = P_{V_{FD}} + P_{R_{FD}} \quad (56)$$

$$\begin{aligned} P_{V_{FD}} &= V_{FD} I_D = (1 - D) V_{FD} I_o \\ &= \frac{(1 - D) V_{FD}}{V_o} P_o \end{aligned} \quad (57)$$

$$\begin{aligned} P_{R_{FD}} &= R_{FD} I_{D_{\text{rms}}}^2 = (1 - D) R_{FD} I_o^2 \\ &= \frac{(1 - D) R_{FD}}{R_L} P_o \end{aligned} \quad (58)$$

$$P_D = (1 - D) \left[\frac{V_{FD}}{V_o} + \frac{R_{FD}}{R_L} \right] P_o \quad (59)$$

TABLE 2. Performance comparison for various SIMO converters.

Ref.	Gain	$S_{V_Stress}/S_{I_Stress}$	$D_{V_Stress}/D_{I_Stress}$	N_s	N_D	N_L	N_C	$N_{component}$	N_{input}	N_{output}	Load Isolation
[10]	$V_{01} = \frac{1}{(1-D_1)}$, $V_{02} = \frac{D_2}{(1-D_1)}$ $D_1 + D_2 = 1$	$V_{Smax} = V_{02}$ $i_S = i_{L1}$	-	2	0	2	2	6	1	2	No
[15]	$V_{01} = D_1 V_{in}$ $V_{02} = (D_2 - D_1)V_b$ $D < 1$	$V_{Smax} = V_{in}$	$V_{Dmax} = V_{in}$	3	3	1	3	10	1	2	No
[16]	$V_{01} = \frac{D}{(1-D)}$ $V_{02} = \frac{1}{(1-D)}$ $D < 1$	$V_{Smax} = \left(\frac{V_g}{1-D}\right)$ $i_S = i_{L1}$	$V_{D1} = V_g + V_{01}$ $V_{D2} = V_{02}$ $i_{D1} = i_{L2}, i_{D2} = i_{L1}$	1	2	2	3	8	1	2	No
[18]	$v_{01} = \frac{v_{in}}{(2-d_1-d_2)}$, $v_{02} = \frac{v_{in}(1-d_2)}{(2-d_1-d_2)}$ $0.5 < d_1 \& d_2 < 1$	$V_{Smax} = \frac{V_{01}}{2}$ $V_{S_{1-6}} = \frac{V_{01}}{2}$ $i_{Smax} = i_{L1}$	-	6	-	2	3	11	1	2	No
[19]	$V_{01} = \frac{2+D}{3}$, $V_{02} = \frac{1+D}{3}, V_{03} = \frac{D}{3}$ $0 < D < 1$	$V_{Smax} = V_{01}$ $i_{Smax} = i_{L1}$	-	12	-	3	8	23	1	3	No
Proposed	$V_{01} = D_1 V_{DC}$ $V_{02} = D_2 V_{DC}$ $0 < D_1 < 1, 0 < D_2 < 1$	$V_{Smax} = V_{01}$, $V_{S1} = V_{01}, V_{S2} = V_{02}$ $i_{S1} = i_{L1}, i_{S2} = i_{L2}$	$V_{D1D} = V_{01}, V_{D2D} = V_{02}$ $i_{D1D} = i_{L1}, i_{D2D} = i_{L2}$	2	2	2	2	8	1	2	Yes

TABLE 3. Performance comparison on SIDO buck topologies.

Ref.	Power Switches and diodes	L	C	Maximum voltage stress	Control Constraint	Load isolation
[1]	6	1	3	$V_{Smax} = V_i$	-	No
[9]	3	2	2	$V_{Smax} = V_i$	$V_{01} > V_{02}$	No
[11]	3	2	2	$V_{Smax} = V_i$	$i_{L1} > i_{L2}$	No
Proposed	4	2	2	$V_{Smax} = V_{DC}$	No assumptions on the inductor charging currents and output voltages	Yes

The inductor loss is given by in (60)

$$P_{rL} = r_L I_{rms}^2 = r_L I_0^2 = \frac{r_L}{R_L} P_0 \tag{60}$$

The capacitor loss is given as follows.

$$P_{rC} = r_C \frac{\Delta i_L^2}{12} \tag{61}$$




FIGURE 12. Output voltage vs. duty ratio with parasitic elements.

$$P_{rC} = \frac{r_C P_0 (1 - D)^2}{12f^2 L^2} \quad (62)$$

The overall power loss (P_{LS}) of the proposed converter is calculated using (63).

$$P_{LS} = P_C + P_S + P_D + P_{rL} + P_{rC} \quad (63)$$

$$P_{LS} = \left[\frac{r_{DS} D P_0}{(1 - D)^2 R_L} + \frac{1}{6} R_L f (t_{on} + t_{off}) P_0 \right] + (1 - D) \left[\frac{V_{FD}}{V_0} + \frac{R_{FD}}{R_L} \right] P_0 + \frac{r_L}{R_L} P_0 + \frac{r_C P_0 (1 - D)^2}{12f^2 L^2} \quad (64)$$

$$\eta = \frac{P_0}{P_0 + P_{LS}} \quad (65)$$

$$\eta = \frac{1}{1 + \left[\frac{\frac{r_{DS} D}{(1 - D)^2 R_L} + \frac{1}{6} R_L f (t_{on} + t_{off})}{+(1 - D) \left[\frac{V_{FD}}{V_0} + \frac{R_{FD}}{R_L} \right] + \frac{r_L}{R_L} + \frac{r_C (1 - D)^2}{12f^2 L^2}} \right]} \quad (66)$$

The voltage gain of the lossy buck converter is as follows.

$$\eta = \frac{P_0}{P_I} = \frac{V_0 I_0}{V_{DC} I_{DC}} = M_{VDC} M_{IDC} \quad (67)$$

$$M_{IDC} = \frac{I_0}{I_{DC}} \quad (68)$$

$$I_{DC} = D I_0 \quad (69)$$

$$M_{VDC} = \frac{D}{1 + \left[\frac{\frac{r_{DS} D}{(1 - D)^2 R_L} + \frac{1}{6} R_L f (t_{on} + t_{off})}{+(1 - D) \left[\frac{V_{FD}}{V_0} + \frac{R_{FD}}{R_L} \right] + \frac{r_L}{R_L} + \frac{r_C (1 - D)^2}{12f^2 L^2}} \right]} \quad (70)$$

The above equations (52)-(70) are used to plot the output voltage1 versus duty ratio at different loads by considering the parasitic elements depicted in Figure 12.

V. RESULTS AND DISCUSSIONS

A. SIMULATION RESULTS

This section comprehensively explains the simulation and experimental analysis of the proposed SIDO converter. The




FIGURE 13. Output voltages and currents under open-loop.




FIGURE 14. Output voltages and currents at -30% decrement of nominal value suddenly for load-1.

electrical specification of the converter is provided in Table. I. Firstly, the proposed converter circuit is simulated in MATLAB/Simulink environment with the parameters described in Table 1 to validate and confirm the theoretical performance of the converter under various conditions. Figure 13 shows the output voltages and inductor currents during open-loop control at fixed duty ratios of $D_1 = 50\%$ and $D_2 = 30\%$. The resultant output voltage V_{01} is 24 volts, and V_{02} is 14.4 volts as the converter operates in buck mode with an input DC voltage of 48 volts. The efficacy of the converter during closed-loop control is shown in Figures 14-17. Figure 14 shows the output voltage across load-1 and load-2 for sudden decrement at load-1 at $t = 0.5$ sec. Similarly, output voltages of the two loads at sudden increment in load-1 are displayed in Figure 15. Further, the effect of load-2 variation on the output voltages is also tested, and the corresponding results are shown in Figs. 16-17. Figure 16 shows the output voltages for sudden




FIGURE 15. Output voltages and currents at +30% increment of nominal value suddenly for load-1.




FIGURE 17. Output voltages and currents at +30% increment of nominal value suddenly for load-2.




FIGURE 16. Output voltages and currents at -30% decrement of nominal value suddenly for load-2.

decrement of load-2, and Figure17 shows the output voltages due to sudden increment of load-2 at $t = 0.5$ sec.

The simulation results show that the closed-loop control tracks the desired reference voltages, and its performance is superior even for sudden variations of the loads. Further, it is observed that load-1(load-2) variation is not affecting the load-2 (load-1), and they are entirely decoupled during the control of loads; hence cross-regulation issues are avoided in the proposed SIDO converter.

B. EXPERIMENTAL VERIFICATION

A 100W laboratory prototype was developed to validate the proposed circuit configuration. Various components used in the experimentation are listed in Table. 1. The experimental prototype photograph is shown in Figure 18.




FIGURE 18. Experimental photograph of the experimental prototype setup.




FIGURE 19. Output voltages and currents under open-loop.

dSPACE1104 controller generates control signals to IGBTs (STGW30NC120HD). The proposed converter performance is verified at $D_1 = 50\%$ and $D_2 = 30\%$. The corresponding output voltages are V_{o1} at load-1 (R_1) is 24 volts, and V_{o2} at load-2 (R_2) is 14.4 volts, as the converter is operating in buck mode at a supply voltage of 48 volts. The output voltages




FIGURE 20. Output voltages and currents at -30% decrement of nominal value suddenly for load-1.




FIGURE 23. Output voltages and currents at +30% increment of nominal value suddenly for load-2.




FIGURE 21. Output voltages and currents at +30% increment of nominal value suddenly for load-1.





FIGURE 22. Output voltages and currents at -30% decrement of nominal value suddenly for load-2.



(a)



(b)

FIGURE 24. (a) Proposed converter efficiency, (b) power loss distribution of switches.

and inductor currents (i_{L1} , i_{L2}) are illustrated in Figure 19. A closed-loop controller is designed for the converter, and the efficacy of closed-loop control is also demonstrated for sudden load variations at $\pm 30\%$ of the nominal value. Now, load-2 (load-1) is varied suddenly while controlling load1 (load-2). Figure 20 shows the converter performance at -30% decrement of nominal value suddenly for load-1 while controlling load-1 voltage in a closed loop.

Moreover, Figure 21 shows the closed-loop control of V_{o1} at $+30\%$ increment of nominal value suddenly for load-1 while controlling load-1 voltage in a closed loop. Similarly, the effectiveness of closed-loop control for rapid change in load-2 while controlling the output voltage across load-2 (V_{o2}) is demonstrated in Figs. 22 and 23, respectively for

–30% decrement and +30% increment of nominal load value. The experiments show that the loads can be controlled individually, and the influence of load variation on other output voltages is negligible in the converter. Hence, the cross-regulation issue is eliminated in the proposed converter. The efficiency of the proposed converter with different load currents and power loss distribution of the components used in the designed circuit is illustrated in Figure 24(a-b).

VI. CONCLUSION

In this paper, a new schematic of the SIDO DC-DC converter topology is proposed, analyzed, and implemented for EVs' auxiliary power module. In addition, the extended version of the proposed converter topology is also proposed to get N-output voltages. The proposed converter in CCM and DCM are comprehensively explained. The proposed converter's small-signal modeling for estimating the transfer function, which is essential in the feedback control loop implementation, and the performance of the closed-control loop response of the proposed converter was verified with the bode plot analysis. The proposed SIDO converter topology is simple without any assumptions on the operational duty cycle and inductor currents during the control. It can produce the two independent output voltages at different duty ratios by avoiding the issues of cross-regulation. The controller was designed for good voltage regulation at load variations, and the converter has been validated with the simulation and experimental results. The simulation and experimental analysis of the proposed extended N-output converter will be carried out in the future. In addition, the proposed converter can also be tested for bi-polar DC microgrid applications.

REFERENCES

- [1] H. Zhang, D. Dong, M. Jing, W. Liu, and F. Zheng, "Topology derivation of multiple-port DC-DC converters based on voltage-type ports," *IEEE Trans. Ind. Electron.*, vol. 69, no. 5, pp. 4742–4753, May 2022.
- [2] M. Dhananjaya and S. Pattnaik, "Review on multi-port DC-DC converters," *IETE Tech. Rev.*, vol. 2021, pp. 1–14, Jan. 2021.
- [3] P. Patra, A. Patra, and N. Misra, "A single-inductor multiple-output switcher with simultaneous buck, boost, and inverted outputs," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1936–1951, Apr. 2012.
- [4] M. Abbasi, A. Afifi, and M. R. A. Pahlavani, "Comments on 'a single-inductor multiple-output switcher with simultaneous buck, boost, and inverted outputs,'" *IEEE Trans. Power Electron.*, vol. 43, no. 2, pp. 1980–1984, Feb. 2019.
- [5] Y.-C. Hsu, J.-Y. Lin, C.-H. Wang, and S.-W. Chou, "An SIMO step-down converter with coupled inductor," in *Proc. Int. Symp. VLSI Design, Autom. Test (VLSI-DAT)*, Aug. 2020, pp. 1–4, doi: [10.1109/VLSI-DAT49148.2020.9196435](https://doi.org/10.1109/VLSI-DAT49148.2020.9196435).
- [6] G. Nayak and S. Nath, "Comparing performances of SIDO buck converters," in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES)*, Chennai, India, Dec. 2018, pp. 1–8.
- [7] Y. Zheng, J. Guo, and K. N. Leung, "A single-inductor multiple-output buck/boost DC-DC converter with duty-cycle and control-current predictor," *IEEE Trans. Power Electron.*, vol. 35, no. 11, pp. 12022–12039, Nov. 2020.
- [8] X. Zhang, B. Wang, X. Tan, H. B. Gooi, H. H.-C. Iu, and T. Fernando, "Deadbeat control for single-inductor multiple-output DC-DC converter with effectively reduced cross regulation," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 3372–3381, Dec. 2020.
- [9] E. C. dos Santos, "Dual-output DC-DC buck converters with bidirectional and unidirectional characteristics," *IET Power Electron.*, vol. 6, no. 5, pp. 999–1009, 2013.
- [10] O. Ray, A. P. Josyula, S. Mishra, and A. Joshi, "Integrated dual-output converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 371–382, Jan. 2015.
- [11] G. Chen, Y. Deng, J. Dong, Y. Hu, L. Jiang, and X. He, "Integrated multiple-output synchronous buck converter for electric vehicle power supply," *IEEE Trans. Veh. Technol.*, vol. 66, no. 7, pp. 5752–5761, Jul. 2017.
- [12] H. Zhang, D. Dong, W. Liu, H. Ren, and F. Zheng, "Systematic synthesis of multiple-input and multiple-output DC-DC converters for non-isolated applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, early access, Oct. 8, 2021, doi: [10.1109/JESTPE.2021.3118797](https://doi.org/10.1109/JESTPE.2021.3118797).
- [13] M. Chen and E. K. Cheng, "Derivation, analysis and development of coupled-inductor-based non-isolated DC converters with ultra-high voltage-conversion ratio," *IET Power Electron.*, vol. 11, no. 12, pp. 1964–1973, Oct. 2018.
- [14] G. Chen, Z. Jin, Y. Deng, X. He, and X. Qing, "Principle and topology synthesis of integrated single-input dual-output and dual-input single-output DC-DC converters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 5, pp. 3815–3825, May 2018.
- [15] B. Faridpak, M. Farrokhi, M. Nasiri, and A. N. Sadoogi, "Developing a super-lift Luo-converter with integration of buck converters for electric vehicle applications," *CSEE J. Power Energy Syst.*, vol. 7, no. 4, pp. 811–820, Jul. 2021, doi: [10.17775/CSEEJPES.2020.01880](https://doi.org/10.17775/CSEEJPES.2020.01880).
- [16] E. Durán, P. S. Litrán, and M. B. Ferrera, "Configurations of DC-DC converters of one input and multiple outputs without transformer," *IET Power Electron.*, vol. 13, no. 12, pp. 2658–2670, 2020.
- [17] Z. Saadatizadeh, P. C. Heris, E. Babaei, and M. Sabahi, "A new nonisolated single-input three-output high voltage gain converter with low voltage stresses on switches and diodes," *IEEE Trans. Ind. Electron.*, vol. 66, no. 6, pp. 4308–4318, Jun. 2019.
- [18] A. Ganjavi, H. Ghoreishy, and A. A. Ahmad, "A novel single-input dual-output three-level DC-DC converter," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8101–8111, Oct. 2018.
- [19] S. M. Ahsanuzzaman, A. Prodic, and D. A. Johns, "An integrated high-density power management solution for portable applications based on a multioutput switched-capacitor circuit," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4305–4323, Jun. 2016.
- [20] M. Y. Hassani, M. Maalandish, and S. H. Hosseini, "A new single-input multioutput interleaved high step-up DC-DC converter for sustainable energy applications," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1544–1552, Feb. 2021.
- [21] E. Durán, S. P. Litrán, and M. B. Ferrera, "An interleaved single-input multiple-output DC-DC converter combination," *CSEE J. Power Energy Syst.*, vol. 8, no. 1, pp. 132–142, Jan. 2022, doi: [10.17775/CSEEJPES.2020.00300](https://doi.org/10.17775/CSEEJPES.2020.00300).
- [22] S. Manikatala, *Switching Power Supplies A–Z*, 2nd ed. Amsterdam, The Netherlands: Elsevier, 2012.
- [23] N. Sandeep and U. R. Yaragatti, "Operation and control of a nine-level modified ANPC inverter topology with reduced part count for grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4810–4818, Jun. 2018.
- [24] M. Premkumar, U. Subramaniam, H. H. Alhelou, and P. Siano, "Design and development of non-isolated modified SEPIC DC-DC converter topology for high-step-up applications: Investigation and hardware implementation," *Energies*, vol. 13, no. 15, p. 3960, Aug. 2020.
- [25] M. Premkumar, C. Kumar, and R. Sowmya, "Analysis and implementation of high-performance DC-DC step-up converter for multilevel boost structure," *Frontiers Energy Res.*, vol. 7, pp. 1–11, Dec. 2019.



MUDADLA DHANANJAYA was born in Andhra Pradesh, India. He received the B.Tech. degree in electrical and electronics engineering and the M.Tech. degree in power electronics and electric drives from JNTUK, Kakinada, India, in 2011 and 2013, respectively, and the Ph.D. degree in power electronics from the National Institute of Technology, Raipur, in 2020. In 2019, he joined as an Assistant Professor with the Anil Neerukonda Institute of Technology and Sciences, Visakhapatnam, Andhra Pradesh. His current research interests include high gain dc-dc converters, multiport dc-dc converters, and multilevel inverters.



and control of electric machines.

DEVENDRA POTNURU (Senior Member, IEEE) was born in Andhra Pradesh, India. He received the B.Tech. degree in electrical and electronics engineering from Nagarjuna University, Guntur, in 2000, the M.E. degree from the University College of Engineering, Anna University, Guindy, Chennai, in 2002, and the Ph.D. degree in power electronics and drives from JNTU, Kakinada, in 2016. His current research interests include high gain dc-dc converters, multiport dc-dc converters,



Engineering, Bengaluru, Karnataka, India. He has more than 13 years of teaching experience, and he has published more than 90 technical articles in various national/international peer-reviewed journals, such as IEEE, Elsevier, and Springer, with over 1000 citations and an H-index of 17. He has published/granted four patents by IPR, India, and IPR, Australia. His current research interests include optimization techniques, including single-, multi-, and many-objectives, power converters/inverters, PV parameter extraction, modern PV MPPTs (optimization technique based), PV array faults, smart grid and microgrids, BMS for electric vehicles, and non-isolated/isolated dc-dc converters for renewable energy systems. He is a member of various professional bodies, such as IEEE, ISTE, and IAENG. He is an Editor/Reviewer for leading journals, such as IEEE, IET, Wiley, Taylor & Francis, Springer, and MDPI.

PREMKUMAR MANOHARAN (Member, IEEE) was born in Coimbatore, India. He received the B.E. degree in electrical and electronics engineering from the Sri Ramakrishna Institute of Technology, Coimbatore, in 2004, the M.E. degree in applied electronics from the Anna University of Technology, Coimbatore, in 2010, and the Ph.D. degree from Anna University, Chennai, India, in 2019. He is currently working as an Associate Professor with the Dayananda Sagar College of



the School of Electrical and Electronic Engineering, University College Dublin (UCD), Dublin, Ireland, from 2020 to 2021, and with the IUT. He was included in the 2018 and 2019 Publons and Web of Science (WoS) list of the top 1% best reviewer and researchers in the field of engineering and cross-fields over the world. He was a recipient of the Outstanding Reviewer Award from many journals, such as *Energy Conversion and Management (ECM)*, *ISA Transactions*, and *Applied Energy*. He was a recipient of the Best Young Researcher in the Arab Student Forum Creative among 61 researchers from 16 countries at Alexandria University, Egypt, 2011. He also received the Excellent Paper Award 2021/2022 from IEEE *CSEE Journal of Power and Energy Systems* (SCI IF: 3.938; Q1). He has published more than 200 research papers in high-quality peer-reviewed journals and international conferences. His research papers received more than 3000 citations with H-index of 29 and i-index of 67. He authored/edited 15 books published in reputed publishers such as Springer, IET, Wiley, Elsevier, and Taylor & Francis. His major research interests are renewable energy systems, power systems, power system security, power system dynamics, power system cybersecurity, power system operation, control, dynamic state estimation, frequency control, smart grids, micro-grids, demand response, and load shedding. He serves as the Editor for a number of prestigious journals, such as IEEE SYSTEMS JOURNAL, *Computers and Electrical Engineering (CAEE-Elsevier)*, *IET Journal of Engineering*, and *Smart Cities*. He has also performed more than 800 reviews for high prestigious journals, including IEEE TRANSACTIONS ON POWER SYSTEMS, IEEE TRANSACTIONS ON SMART GRID, IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, *Energy Conversion and Management*, *Applied Energy*, and *International Journal of Electrical Power & Energy Systems*. He has participated in more than 15 international industrial projects over the globe.

...