

Received 5 May 2022, accepted 9 June 2022, date of publication 21 June 2022, date of current version 6 July 2022. *Digital Object Identifier 10.1109/ACCESS.2022.3184782*

Low Voltage and Low Power Front Panel Design for 12 Lead ECG

UDARI GNANESHWARA CHARY^{®[1](https://orcid.org/0000-0003-2622-3483),2} AND KAKARLA HARI KISHORE®1

¹Department of ECE, Koneru Lakshmaiah Education Foundation, Vaddeswaram, Guntur, Andhra Pradesh 522302, India ²Department of ECE, B V Raju Institute of Technology, Narsapur, Telangana 502313, India Corresponding author: Udari Gnaneshwara Chary (gnaneshwarchary@gmail.com)

ABSTRACT The use of portable devices is increasing day by day. Mainly these devices play a vital role in medical field when the doctors are unavailable. In that one of the important emergency medical portable systems is Electro Cardiogram (ECG). ECGs are used to measure the abnormalities of the heart by performing electrical activities. It can be done by attaching electrodes on the body for few minutes. To collect the information from electrodes data acquisition system is used in ECGs or in any biomedical systems. The major challenge in implementing data acquisition system is the increase in power dissipation due to the excessive contact impedance of electrodes. As a solution to this, A CMOS 12 lead ECG data acquisition circuit is designed by using analog multiplexers is proposed in this paper. The proposed system is designed by using improved DTMOS based analog multiplexers and these works with a power supply of ± 0.2 V with a dynamic voltage range from 1uv to 200mv with the Power dissipation of 140 nW.

INDEX TERMS Analog multiplexer, DTMOS, ECG, data acquisition system, noise analysis, signal transmission.

I. INTRODUCTION

Portable biomedical instruments are playing an essential role in the medical system. Electrocardiogram (ECG) is one of the instruments which is very helpful for cardiac patients. During cardiac cycle, ECG graphically displays time-variant voltages that are produced by the myocardium [1]. Biomedical signals are usually picked from the electrodes located at different places of the human body; therefore, these multiple signals have to be acquired and analyzed by the multi-channel system [2], [3]. In twelve lead ECG, 12 different channels with deferent frequencies and amplitudes are used. All these conditions will make a different task to implement a data acquisition system [4]. There are several techniques proposed for the data acquisition system. One of the methods is using Analog to digital converters [5], but ASIC implementation of these circuits is very complex [6], [7]. The alternate solution for this is the analog Multiplexers [8]. Pass transistor logic is one method to implement analog multiplexers [9], but the threshold voltage of pass transistor logic is high compared with supply voltage. Transmission gate switches are also one of the approaches to implement analog multiplexers [10]. These

The associate editor coordinating the revi[ew](https://orcid.org/0000-0003-0368-8923) of this manuscript and approving it for publication was Michele Magno

analog multiplexers utilize NMOS and PMOS transistors to implement switches, in which all these switches are connected to design the multiplexer logic [11]. CMOS transistors have high threshold voltage, and it is challenging to design a circuit with a low voltage supply; therefore, CMOS transistors are replaced with Dynamic Threshold MOS-FET(DTMOS) transistors [12]. This paper proposes a analog front panel design using DTMOS switches, which will work at low ON resistance and high OFF resistance with a better dynamic range [13], [14]. In regular operations ECG signals amplitude ranging from a few uv to 5 mV [15] and the bandwidth of ECG signals ranges from 0.1 Hz to 150 Hz. The proposed work is executed by using the CADENCE virtuso tool.

The remaining paper is organized as follows. Section II represents the 12 lead ECG signal interpretations. Section III discuss about the forward body biased analog DTMOS switch. Section IV describes Analog front panel design with analog multiplexers. Section V describes the noise and power analysis of the front panel design and finally the work is concluded in Section VI.

II. ECG 12 LEAD INTERPRETATION

12 lead ECG is required to measure the heart information from different parts of the human body by using electrodes [9]–[11]. ECG leads are two types. One is hex

TABLE 1. 12 lead ECG information.

axial leads another one is precordial leads. Limb leads and augmented leads are hex axial leads, and chest leads from V1 to V6, these are precordial leads. Bipolar Limb leads are Lead I, Lead II, Lead III. Unipolar Augmented leads are aVR, aVL, aVF. Here aV represents augmented voltage. Precordial leads are placed on the top of the chest.V1 is placed at the right side of the sternum fourth inter coastal space, V2 is placed at the left side of the sternum fourth inter coastal space, V3 is placed between V4 and V2, V4 is placed at left mid clavicles line fifth inter coastal space.V5 is placed at inter coastal axial line and V6 at the middle of the arm line. The front panel of the 12 lead ECG depends on the interpretation of all these leads. Lead information amplified by the instrumentation amplifier (IA). Electrodes are connected to inverting, and non-inverting terminals of the instrumentation amplifier are shown in the Table [1.](#page-1-0) All Non-inverting terminal electrodes are processed by a 12:1 analog multiplexer and inverting terminal electrodes are processed by the 7:1 analog multiplexer circuit.

III. DESIGN OF DTMOS SWITCH

Based on working principle these are classified as forward and reverse body bias DTMOS switches. Body effect is one of the second-order effects in a MOS transistor which plays a crucial role in determining the MOSFET threshold voltage. In general, the source and substrate are tied to the ground. Introducing voltage differences between the source and substrate terminals, the MOS transistors threshold voltage can be diminished electrically without any technical modifications. Traditionally in circuit design, designer treats MOSFET as a three-terminal device, in which source and substrate are short-circuited. It indicates that the MOSFET can also operate in zero-biased threshold voltage. Since MOSFET has four terminals, including body or substrate, then applying a voltage to the body makes it possible to

bias the source and substrate into forward bias, reducing the threshold voltage. The body bias can be accomplished by short-circuiting gate and substrate terminals. The threshold voltage includes the component voltage, which determines the number of carriers in the channel. The threshold voltage (with zero source and substrate voltage) can be written as,

$$
V_{TH0} = V_{fb} + \phi_s + \frac{Q_B}{C_{ox}} \tag{1}
$$

Here *Cox* represents the Oxide Capacitance. Flat band voltage *Vfb* is represented as follows

$$
V_{fb} = \phi_{gs} - \frac{Q_f}{C_{ox}} \tag{2}
$$

where ϕ_{gs} is difference between poly silicon gate work functions and silicon substrate, φ*^f* is fixed oxide charge present in the oxide and at the *Si*−*SiO*² interface, the second term ϕ_s is surface potential, which is double the substrate Fermi potential at threshold. The voltage across the parallel plate capacitor with the charge on the capacitor Q_B is

$$
Q_B = \sqrt{2q\epsilon_{si}N_a\phi_s} \tag{3}
$$

where ϵ_{si} is the silicon permittivity, q is charge of electrons, N_a is accepter concentration. The electrostatic potential with respect to Si bulk at the silicon surface is described by φ*^s* . The depletion region charge at strong inversion, with no body bias $(V_{SB} = 0)$, Q_{BO} is given by

$$
Q_{BO} = \sqrt{2qN_a \epsilon_{si}|-2\phi_f|} \tag{4}
$$

In existence of non-zero source /substrate voltage, the stored corresponding charge in depletion capacitance Q_B , is given by

$$
Q_B = \sqrt{2qN_a \epsilon_{si} - 2\phi_f + V_{SB}} \tag{5}
$$

Hence, the threshold voltage is varied by

$$
\Delta V_{TH} = \gamma_n(\sqrt{\phi_s + V_{SB}} - \sqrt{\phi_s})
$$
 (6)

Here γ_n represents the body effect coefficient. The effective threshold voltage in the existence of body-effect V_{TH} is given by

$$
V_{TH} = V_{TH0} + \gamma_n(\sqrt{\phi_s + V_{SB}} - \sqrt{\phi_s})
$$
 (7)

With proper polarity of substrate voltage, threshold can be increased or decreased. As the gate and substrate terminals are short circuited, then there is a transition in the gate voltage due to the non-zero V_{SB} . Reverse polarity of non-zero V_{SB} will introduce change in the threshold voltage.

The Complementary-MOSFET (CMOS) consists of P and N-channel MOSFETs. CMOS switch can be obtained by connecting the PMOS and NMOS devices in parallel form. This combination reduces the on-resistance, and also produces a resistance which varies much less with signal voltage.

The ideal analog switch has zero time delay, infinite off-impedance and no on-resistance. In practice, a CMOS analog switch doesn't meet any of these criteria [16]. In ON

FIGURE 1. DTMOS Analog Switch.

state, its resistance is few ohms but in OFF state it increases to several mega ohms [4], [18]. MOSFET transistors are bilateral i.e. they can operate as a switch between positive and negative voltages and conduct positive and negative currents with equal ease.

When the gate voltage is HIGH, the substrate of n-channel MOSFET is connected to VDD and substrate of p-channel MOSFET is connected to VSS. Both the transistors source substrate junctions are forward biased. Now the transmission gate is ON, when it is LOW, the body bias of n-MOSFET is switched to VSS and p-MOSFET switched to VDD. When the source-substrate junctions of both the transistors are reversed biased, the transmission gate is fully ''off''. In new DTMOS proposed switch shown in figure [1,](#page-2-0) gate to body voltage is controlled by a two more switches. If the gate and body directly tied with same voltage the threshold voltage will vary.

IV. FRONT PANEL FOR 12 LEAD ECG

Implementation of the front panel is done using two analog multiplexers. Test bench circuit of 12 lead ECG front panel design circuit shown in figure [2](#page-2-1) and its internal circuits

IEEE Access

FIGURE 2. A Test bench circuit for front panel design.

are shown in figure [3.](#page-3-0) Here, 12 to 1 analog multiplexer is designed using 12 DTMOS switches shown in figure [5.](#page-4-0) Inverting inputs are selected by the selection procedure called a decoder. Here, 4 to 12 decoder is intended for 12:1 analog multiplexer which is shown in figure [4.](#page-3-1) The non inverting inputs 7:1 analog multiplexer designed in with the same DTMOS switches and 3 to 7 decoder selection procedures are represented in figure [6.](#page-4-1) A selector circuit is implemented to process the selection inputs between the two multiplexers, among which one multiplexer needs three selection lines, and another multiplexer needs four selection lines [17]. To solve this problem, a selector circuit is designed by NAND gates which are shown in Figure [4.](#page-3-1)

The output of the decoder allows the switch to pass any one of the input signals. A decoder converts the n coded binary information in to 2*ⁿ* unique outputs [19]. In 2*ⁿ* outputs, if any output is at high state then the remaining outputs will be at low state [20]. In 12:1 Multiplexer, shown in Figure [5](#page-4-0) have four selection inputs and are applied to the decoder and hence produce 12 unique outputs. These outputs act as control signals to the 12 different switches, allowing one switch to be in the ON-state, and the corresponding input of the switch is

FIGURE 3. 12:1 and 7:1 Analog Multiplexers with selector block.

collected by the output terminal [21], [22]. These outputs acts as control signals to the 12 different switches, allowing one switch to be in the ON-state and the corresponding input of the switch is collected by the output terminal.

Similarly 7:1 analog Multiplexer, for which three selection inputs are applied to the decoder, produce seven unique outputs is shown in figure [6.](#page-4-1)

V. RESULT AND ANALYSIS

From the proposed DTMOS analog switch, front panel design, 12:1 and 7:1 analog multiplexers, it is observed that the implemented architectures works with a power supply of ± 0.2 V with a dynamic voltage range from 1uv to 200mv with the Power dissipation of 140 nW. The detailed result analysis with CMOS Analog switch response and output waveforms are represented in following figures [7,](#page-4-2) [8,](#page-5-0) [9.](#page-5-1)

Figure [7](#page-4-2) depicts the wave form of Dynamic threshold MOSFET for 100HZ frequency. As shown in the figure, the waveforms of 12 lead ECG inverting and non inverting inputs are selected by multiplexers from the dynamic range of 1uV to 200mV.

FIGURE 4. Selector circuit for selection lines.

Figure [8](#page-5-0) represents the transient responses of signals with different voltages along with the time and also the waveforms of 12 lead ECG inverting and non inverting inputs are selected by multiplexers from the dynamic range of 1uV to 200mV.

The various dynamic voltage output signals for 12:1 and 7:1 multiplexers with various dynamic inputs are plotted in Figure [9.](#page-5-1) The detailed power and noise analysis of proposed architectures are explained as follows.

A. POWER ANALYSIS

Power dissipation of a circuit mainly depends on three parameters, load capacitor C_L , supply voltage V_{dd} , and switching frequency *fswitching*.

$$
P = C_L V_{dd}^2 f_{switching}
$$
 (8)

From the equation [8,](#page-3-2) it is observed that, if switching frequency increases the power consumption also increases. Power analysis of the 12 lead ECG front panel at various frequencies is shown in Figure [10.](#page-5-2)

Figure [10](#page-5-2) shows the power analysis for various frequencies like 1K, 10K, 100K, and 1M Hzs. In that the leakage power and static power are constant for all frequencies but

FIGURE 5. 12:1 Analog Multiplexer with 12 switches.

dynamic power increases when frequency increases; hence, the total power dissipation increases. For 1M frequency, the dynamic power increased to 140uw with total power dissipation 310uW. The utilization of switches in various logics is depicted in Figure [11.](#page-5-3)

From the figure [11,](#page-5-3) it is observed that the proposed method produces the efficient results with less number of switches compared to the existing methods represented in [5], [18].

B. NOISE ANALYSIS

Electrical noise always affects the performance of the system, and it degrades the signal quality. In MOSFET, three types of noise are associated: thermal noise, flicker noise (fc) and shot noise. The shot noise is neglected in reverse body bias because the number of carriers that are crossing the P-N junction and source substrate are tiny. The noise analysis graph is shown in Figure [12.](#page-5-4)

In Figure [12,](#page-5-4) the CMOS analog front panel output noise is plotted between the frequency and voltage noise. From this we can observe that the voltage noise is reverse proportional to the input frequency and the flicker noise at corner with to the input frequency and the flicker noise
frequency 6 kHz is equal to 13.3145nV/√*HZ*.

FIGURE 6. 7:1 Analog Multiplexer using 7 DTMOS switches.

FIGURE 7. CMOS Analog switch response.

C. PVT CORNER ANALYSIS

PVT means the Process, Voltage and Temperature. In order to make the proposed chip to work after the fabrication in all the possible conditions, we pretend it at different corners of process, Voltage and Temperature. These conditions are called corners. Process corner represented by two letters where first letter shows N-channel MOSFET and second one

FIGURE 8. Output waveforms of front panel circuit.

FIGURE 9. Output wave forms of 12:1 and 7:1 Multiplexers for various dynamic inputs.

FIGURE 10. Switching frequency Vs Power dissipation.

represent P-channel MOSFET. Here we have total 5 corners those are SS(slow slow), FF (Fast Fast), TT(Typical Typical), SF(Slow Fast), FS(Fast Slow). Example SS means slow N- channel MOSFET and slow P-channel MOSFET. Here we considered SS, FF and TT. These three corners are called even corners because the N and P channel transistors behaves evenly. All these three parameters directly affect the detention

FIGURE 11. Number of switches utilization.

FIGURE 12. Noise analysis for front panel design.

TABLE 2. Corner analysis of DTMOS Analog front panel at input voltage of 1mV.

	FF		
VDD	–40° \overline{C}	27°C	$125^{\circ}C$
0.3V	975mv	989mv	979mv
0.35V	973mv	990mv	980mv
0.4V	973mv	988mv	979mv

TABLE 3. Corner analysis of DTMOS Analog front panel at input voltage of 1mV.

of the cell.The Corner analysis of DTMOS Analog front panel at input voltage 1mv is shown in table 2,3,4.

From the tables [2,](#page-5-5) [3,](#page-5-6) [4](#page-6-0) it has been observed that there is no drastic change in input voltage at various supply voltages and temperatures. From the corner analysis, it is observed that the power consumption and number of switches used

TABLE 4. Corner analysis of DTMOS Analog front panel at input voltage of 1mV.

are reduced with the proposed CMOS 12 lead ECG data acquisition circuit with improved DTMOS based analog multiplexers. It also gives the efficient results compare to existing architectures [5], [8], [18].

VI. CONCLUSION

This paper presents the implementation of 12 lead ECG front panel with 90 nm CMOS technology. To implement this **CADENCE virtuso tool** has been used. Here 12:1 and 7:1 analog multiplexers are designed to optimize the circuit. Compare to transmission gate logic, the proposed logic consumes less power and uses less number of switches. Dynamic threshold MOSFET is more affected in threshold voltage and leads to reduced supply voltage and circuit operation with a low voltage of 0.2V. With the effect of this, the Power dissipation for the circuit is achieved for 140 nW. The proposed method gives an efficient solution for many biomedical signal acquisition systems.

REFERENCES

- [1] R. Martins, S. Selberherr, and F. A. Vaz, ''A CMOS IC for portable EEG acquisition systems,'' *IEEE Trans. Instrum. Meas.*, vol. 47, no. 5, pp. 1191–1196, Oct. 1998.
- [2] T. Oohashi, N. Kawai, M. Honda, S. Nakamura, M. Morimoto, E. Nishina, and T. Maekawa, ''Electroencephalographic measurement of possession trance in the field,'' *Clin. Neurophysiol.*, vol. 113, no. 3, pp. 435–445, Mar. 2002.
- [3] N. Utsuyama, H. Yamaguchi, S. Obara, H. Tanaka, S. Fukuta, J. Nakahira, S. Tanabe, E. Bando, and H. Miyamoto, ''Telemetry of human electrocardiograms in aerial and aquatic environments,'' *IEEE Trans. Biomed. Eng.*, vol. 35, no. 10, pp. 881–884, Oct. 1988.
- [4] M. Wasimuddin, K. Elleithy, A. Abuzneid, M. Faezipour, and O. Abuzaghleh, ''Stages-based ECG signal analysis from traditional signal processing to machine learning approaches: A survey,'' *IEEE Access*, vol. 8, pp. 177782–177803, 2020.
- [5] U. G. Chary, R. Balabrahmam, and A. K. K. Sateesh, ''Design of low voltage low power CMOS analog multiplexer for bio-medical applications,'' *Int. J. Eng. Adv. Technol.*, vol. 3, pp. 21–24, Feb. 2014.
- [6] Y. H. Yang and R. Sarpeshkar, ''A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical applications,'' *IEEE Trans. Circuits Syst.*, vol. 53, no. 11, pp. 2349–2356, Nov. 2006.
- [7] E. Brunner, *Ultrasound System Considerations and their Impact on Front End Components*. Norwood, MA, USA: Analog Devices, 2002.
- [8] U. Gnaneshwara Chary and H. Kakarla, ''Low power analog multiplexers for ECG applications,'' *J. Phys., Conf. Ser.*, vol. 1804, no. 1, Feb. 2021, Art. no. 012177.
- [9] V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 900-mV low-power $\Delta \Sigma$ A/D converter with 77-dB dynamic range,'' *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1887–1897, Dec. 1998.
- [10] K. Kim and S. Y. Kim, "Design of Schmitt trigger logic gates using DTMOS for enhanced electromagnetic immunity of subthreshold circuits,'' *IEEE Trans. Electromagn. Compat.*, vol. 57, no. 5, pp. 963–972, Oct. 2015, doi: [10.1109/TEMC.2015.2427992.](http://dx.doi.org/10.1109/TEMC.2015.2427992)
- [11] C. Zhang, A. Srivastava, and P. K. Ajmera, ''0.8-V ultra low-power CMOS analog multiplexer for remote biological and chemical signal processing,'' *Proc. SPIE*, vol. 5389, pp. 13–19, Jul. 2004.
- [12] F. Assaderaghi, D. Sinitsky, S. A. Parke, J. Bokor, P. K. Ko, and C. Hu, ''Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI,'' *IEEE Trans. Electron Devices*, vol. 44, no. 3, pp. 414–422, Mar. 1997.
- [13] F. Assaderaghi, ''DTMOS: Its derivatives and variations, and their potential applications,'' in *Proc. 12th Int. Conf. Microelectron.*, 2000, pp. 9–10.
- [14] F. Maloberti, F. Francesconi, P. Malcovati, and O. J. A. P. Nys, ''Design considerations on low-voltage low-power data converters,'' *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 42, no. 11, pp. 853–863, Nov. 1995.
- [15] J. G. Webster, *Medical Instrumentation: Application and Design*, 3rd ed. New York, NY, USA: Wiley, 1998.
- [16] J. J. Nian, S. H. Tsai, and C. Y. Huang, ''A unified multi-corner multi-mode static timing analysis engine,'' in *Proc. ASP-DAC*, 2010, pp. 669–674.
- [17] R. K. Chilukuri, H. K. Kakarla, and K. S. Rao, ''Estimation of modulation parameters of LPI radar using cyclostationary method,'' *Sens. Imag.*, vol. 21, no. 1, pp. 1–7, Oct. 2020.
- [18] U. G. Chary and K. S. Rao, ''Low power 16-channel data selector for bio-medical applications,'' *Int. J. VLSI Des. Commun. Syst.*, vol. 5, no. 6, pp. 09–16, Dec. 2014.
- [19] P. R. Krishna and K. H. Kishore, "A low power reconfigurable ADC for bioimpedance monitroing system,'' *Int. J. Speech Technol.*, vol. 24, no. 2, pp. 1–7, Mar. 2021.
- [20] H. K. Kakarla and M. Alagirisamy, ''A low power operational amplifier design using 18 nm Fin-FET technology for biomedical applications,'' *Eur. J. Mol. Clin. Med.*, vol. 7, no. 1, Sep. 2020, Art. no. 23222334.
- [21] H. K. Kakarla and M. Alagirisamy, ''Design of an auto adaption unit for reconfigurable analog to digital converters,'' *Int. J. Speech Technol.*, vol. 24, no. 2, pp. 351–357, Jun. 2021.
- [22] X. Sun, ''Low noise, high accuracy analog electrocardiogram (ECG) signal front end amplifier for wearable equipment,'' in *Proc. Int. Conf. Electron., Circuits Inf. Eng. (ECIE)*, Jan. 2021, pp. 85–88.

UDARI GNANESHWARA CHARY received the master's degree in VLSI systems design from Jawaharlal Nehru Technological University Hyderabad, in 2009. He is currently pursuing the Ph.D. degree with Koneru Lakshmaiah University (KLEF). He is working as an Assistant Professor with the B V Raju Institute of Technology. He had 14 years of teaching experience. His research interests include CMOS analog design, VLSI system design, and quantum computing.

KAKARLA HARI KISHORE was born in Vijayawada, Andhra Pradesh, India. He received the B.Tech. degree in ECE from JNTUH, the M.Tech. degree from S. K. University, Andhra Pradesh, India, and the Ph.D. degree in VLSI from the Koneru Lakshmaiah Education Foundation. Presently, he is working as a Professor in ECE. He has published three IEEE TRANSACTIONS and more than 121 research articles published in international journals/conferences with H-index

of 33. He has filled and published seven patents and three textbooks published. His research interests include VLSI design, fault tolerance and digital testing, the IoT, communications, and signal processing. He is a Life Member of ISTE and IE. He received his Postdoctoral Fellowship (PDF) in Malaysia. He is an editorial board member/reviewer for several international journals/conferences.