

Received May 19, 2022, accepted June 10, 2022, date of publication June 17, 2022, date of current version June 24, 2022.

Digital Object Identifier 10.1109/ACCESS.2022.3183995

# Fully-Integrated Timers for Ultra-Low-Power Internet-of-Things Nodes—Fundamentals and Design Techniques

MIKKI HOW-WEN LOO<sup>1</sup>, HARIKRISHNAN RAMIAH<sup>1</sup>, (Senior Member, IEEE),  
KA-MENG LEI<sup>2</sup>, (Member, IEEE), CHEE CHEOW LIM<sup>3</sup>, NAI SHYAN LAI<sup>3</sup>,  
PUI-IN MAK<sup>1,2</sup>, (Fellow, IEEE), AND RUI P. MARTINS<sup>1,2,4</sup>, (Fellow, IEEE)

<sup>1</sup>Department of Electrical Engineering, Faculty of Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia

<sup>2</sup>State-Key Laboratory of Analog and Mixed-Signal VLSI, Faculty of Science and Technology–ECE, Institute of Microelectronics, University of Macau, Macau

<sup>3</sup>School of Engineering, Asia Pacific University of Technology and Innovation, Kuala Lumpur 57000, Malaysia

<sup>4</sup>Instituto Superior Técnico, Universidade de Lisboa, 1649-004 Lisbon, Portugal (On leave)

Corresponding author: Harikrishnan Ramiah (hrkhari@um.edu.my)

This work was supported in part by the Research University (RU) Grant-Faculty Program under Grant GPF056B-2020; in part by the Partnership Grant under MG004-2021; and in part by the Science and Technology Development Fund, Macau Special Administrative Region, (FDCT) under Grant 0043/2020/A1 and Grant SKL-AMSV(UM)-2020–2022.

**ABSTRACT** Driven by the momentum toward compact and low-power Internet-of-Things (IoT) systems, the research on fully-integrated and energy-efficient kHz-to-MHz timers increased explosively. This article examines recent publications on timers and classifies them into two major categories: open-loop-based and close-loop-based timers. Upon introducing the basic parameters for characterizing a timer, we perform an extensive investigation to gain insights into recent state-of-the-art works. We also discuss in detail the comparison between the two classes of timers. With the aid of the state-of-the-art, we present a comprehensive review from multiple perspectives, such as *Energy Efficiency*, *Temperature Coefficient*, *Temperature Range*, *Figure-of-Merit*, etc.

**INDEX TERMS** CMOS, Internet-of-Things (IoT), relaxation oscillator (RxO), frequency-locked-loop (FLL), Allan deviation, jitter, phase noise, figure-of-merit (FoM), ultra-low-power, wakeup timers.

## I. INTRODUCTION

Compact wireless systems experienced massive growth in emerging microsystems that benefit many applications, such as healthcare monitoring, environmental investigation, and smart sensors [1], [2]. Lifetime and power consumptions constraints of the different blocks within the System-on-Chip (SoC) solution are the major bottlenecks to further promote the deployment of wireless systems [3]. The well-known duty-cycling technique minimizes the power consumption of the power-hungry radio. Allowing the system to alternate between sleep and active mode periodically, significantly reduces the total power consumption. Therefore, an accurate timer to precisely wake up the radio is compulsory. As there is no synchronization between the radio and the master device in the idle state, the frequency accuracy of the timer amid

environmental variations (e.g., supply voltage and temperature variation) is decisive. Also, since the timer is always-on, it must operate at ultra-low power (sub- $\mu$ W) while maintaining performance accuracy [4], [5].

Crystal oscillator is the *de facto* standard for the kHz-to-MHz range timer due to its excellent frequency accuracy and reliable performance [6]–[8]. Yet, the bulky off-chip crystal (e.g.,  $3.2 \times 2.5 \text{ mm}^2$ ) contradicts the integration of compact system design, especially in Internet of Things (IoT) applications [9]. Although we can fully integrate the LC-tank-based timer, the on-chip inductor limits its application toward high operating frequency due to a size constraint [10]. Alternatively, fully-integrated RC timers that can generate clock signals with moderate frequency accuracy with low-power consumption exhibit potential in replacing the bulky crystal oscillator [1]–[3], [6], [11]–[14]. With the resistors and capacitors handily integrated on-chip, it favors hardware miniaturization for the IoT device.

The associate editor coordinating the review of this manuscript and approving it for publication was Joanna Kołodziej<sup>1</sup>.




FIGURE 1. General view of timer: (a) open-loop-based. (b) close-loop-based.




FIGURE 2. Sinusoidal waveform of Ideal vs Real.

We can classify the architecture of the fully-integrated timer into two major types: open-loop-based (e.g., relaxation oscillator and ring oscillator) and close-loop-based timer (e.g., frequency-locked loop, FLL), as depicted in Fig. 1. Relaxation oscillator (RxO) is preferred for a kHz-to-MHz range timer, whereas the ring oscillator is usually designed for higher frequency application [15]–[17]. For an open-loop-based timer, the oscillator operates in a free-running mode. The closed-loop-based timer also consists of an oscillator to generate the oscillation signals, however, it has its frequency locked by another timing element (e.g., RC-network in the FLL). Theoretically, the periods of the oscillations for both type of timers solely depend on the desired circuit elements




FIGURE 3. Frequency spectrum of Ideal (left) vs Real (right) oscillator [18].

(i.e. resistor, capacitor, voltage reference, etc.). Yet, Process, Voltage, and Temperature (PVT) variation influence the frequency stability of the oscillator. For instance, considering the relaxation oscillator illustrated in Fig. 1(a), ideally, the output signal  $OUT$  ought to toggle once  $V_{IN} > V_{REF}$ . Yet, the delay of the comparator and the logic gates contributes in prolonging the clock period. In addition, as the delay changes amid PVT variation, it aggravates the frequency stability of the timer.

This article reviews the fundamentals of designing the fully-integrated timers as wakeup timer for ULP IoT nodes, particularly in a CMOS process. Section II introduces the essential parameters to characterize the timer. Section III describes a review of recent architectures based on two types of design topology: open-loop-based and close-loop-based timers. Section IV compares the design of open-loop-based and close-loop-based timers from different perspectives, performance summary and tradeoffs with recently reported publications. Section V concludes this review.




FIGURE 4. Relation between voltage spectrum and PSD of timer [19].




FIGURE 5. Phase noise integration limit [19].

II. ESSENTIAL PARAMETERS OF TIMERS

It is crucial to discuss the parameters to characterize the performance of the timer. In this section, several common performance parameters in benchmarking the timers are elaborated.

A. JITTER AND PHASE NOISE

The goal of a timer is to generate a stable reference timing. Ideally, the timer provides the oscillating signals with identical periods in every cycle. Due to the presence of noise from the circuits, the period deviates from its ideal value. As shown in Fig. 2, the signal’s period exhibits a perturbation every cycle ( $\Delta T_1, \Delta T_2, \Delta T_3$ , etc.). This perturbation is known as *absolute jitter*, which is the difference between the ideal period and the measured period of a clock cycle. Practically, it is improbable to obtain the ideal period as it is unknown. As such, the parameter *Period jitter* can be utilized, which portrays the difference in the measured period of a clock cycle and the average period of multiple clock cycles. The period jitter can be characterized by root-mean-square or peak-to-peak value to manifest the clock’s performance.

On the other hand, the clock’s jitter incurs phase diffusion to the signal. Hence, the spectrum of the clock spreads around  $\omega_o$ , as shown in Fig. 3 [18]. Such perturbation is known as *phase noise*. To understand phase noise, we must observe the Power Spectral Density (PSD) of the timer around the oscillating frequency ( $f_o$ ) (Fig. 4). Interestingly, the PSD of




FIGURE 6. Common form of Allan deviation.

the timer correlates to the PSD of the jitter. The PSD of jitter can be determined as [19]

$$S_\varphi(f) = \frac{S'_v(f_o + f)}{A^2/2}, \tag{1}$$

where  $f$  is the offset from  $f_o$ . With (1), we can obtain the phase noise of the timer

$$\mathcal{L}(f) = \frac{1}{n^2} \cdot \frac{S'_v(nf_o + f) \text{ in 1Hz bandwidth}}{\text{Power of } n^{\text{th}} \text{ harmonic}}, \tag{2}$$

where  $n$  is the number of harmonics. The relationship between the RMS absolute jitter and the phase noise is expressed as

$$\sigma_a = \sqrt{\frac{2}{\omega_o^2} \int_{f_{min}}^{f_o/2} \mathcal{L}(f) df}, \tag{3}$$

where  $\sigma_a$  is the RMS absolute jitter. Note that the upper limit of the integration is  $f_o/2$  to prevent double count of the phase noise around the 2<sup>nd</sup> harmonic, whereas the lower limit  $f_{min}$  is usually determined by the observation time (Fig. 5).

B. ALLAN DEVIATION

For duty-cycling purposes, the timer is turned on for a relatively long period. The timer output will be counted continuously. Hence, the period jitter of each individual cycle is averaged out and it is inadequate to show the performance of the timer over an extended integration time. In this regard, the *Allan deviation*, which measures the long-term stability of the oscillator, is a more appropriate indicator. The Allan deviation characterizes the frequency stability of the oscillator over a timespan of  $\tau$ . It depicts the expected timing deviation between two subsequent sleeping periods of the duration  $\tau$  [20].

To understand Allan deviation, we must first define  $y(t)$  as a normalized, fractional frequency of the timer from the nominal frequency  $f_o$ . It can be expressed as [21]

$$y(t) = \frac{f(t) - f_o}{f_o} = \frac{1}{2\pi f_o} \frac{d\varphi(t)}{dt}, \tag{4}$$

where  $f(t)$  is the oscillating frequency at time  $t$  and  $\varphi(t)$  is the instantaneous phase fluctuation. From [22], the

Allan variance is determined as

$$\sigma_y^2(\tau) = \frac{1}{2(M-1)} \sum_{i=1}^{M-1} [\bar{y}_{i+1} - \bar{y}_i]^2, \quad (5)$$

where  $M$  is the number of frequency measurements of a sampling time  $\tau_o$  and  $\bar{y}_i$  is the  $i^{\text{th}}$  of  $M$  fractional frequency values averaged over  $\tau$ . The mathematical equation for  $\bar{y}_i$  can be determined as

$$\bar{y}_i(\tau) = \frac{1}{\tau} \int_{t_i}^{t_i+\tau} y(t) dt. \quad (6)$$

Note that,  $\tau_o$  is the data sampling or measurement interval for the timer, while  $\tau$  (also known as observation interval) is the analysis or average time taken for the measurement and is commonly expressed as a multiple of  $\tau_o$  ( $\tau = n\tau_o$ , where  $n$  is the averaging factor). Finally, the definition of Allan deviation is expressed as the square root of Allan variance  $\sigma_y(\tau) = \sqrt{\sigma_y^2(\tau)}$ .

Fig. 6 exemplifies the typical profile of Allan deviation of a timer. For a short gating time, the Allan deviation decreases at a rate of  $\sqrt{\tau}$  as the period jitter is averaged out. Subsequently, the Allan deviation will reach a minimum due to the presence of the  $1/f$ -noise. As the power of the  $1/f$ -noise increases with decreasing frequency, extending  $\tau$  ceases to improve the Allan deviation. This lower bound is called Allan noise floor. If we keep increasing  $\tau$ , the Allan deviation increases due to temperature and environmental effects as part of the drift process [13].

### C. FREQUENCY DEVIATION

Apart from the noise, the oscillator's frequency is also affected by the PVT-variation. While the process variation can be trimmed and calibrated after fabrication, the variations due to voltage and temperature exist throughout the operation.

The perturbation in the supply voltage affects the frequency stability of the timer. For instance, for the circuit in Fig. 1(a), ideally, the output will be flipped once  $V_{IN} > V_{REF}$ . Section I highlights that the delay from the comparators and logic gates extends the periods. Normally, the delay of the logic gates is inversely proportional to its supply voltage. Hence, the frequency of the timer tends to shift with the supply voltage. The frequency deviation caused by the voltage variation is characterized as *line sensitivity*, which is defined as the fraction of frequency variation per volt.

Similarly, the frequency of the timer deviates amid temperature variations [23]. Primarily, the deviation is due to the temperature dependence of resistors and transistors. Consider the circuit in Fig. 1(a) again, where the resistance  $R$  changes with temperature. Hence, even with an ideal  $I_{REF}$ ,  $V_{REF} = R \cdot I_{REF}$  drifts, thereby affecting the frequency accuracy. The frequency deviation caused by temperature variation is characterized as *temperature coefficient (TC)*, which depicts the ratio of fractional change in frequency to the temperature range. Usually, the  $TC$  is reported in the unit of part per million per degree Celsius, or ppm/°C.

### D. FIGURE-OF-MERIT (FoM)

Figure-of-Merit (*FoM*) is a numerical indicator for any system to express its performance and efficiency. There are several *FoM* for timer benchmarking. One of the most commonly used *FoM* in regards to the phase noise and power consumption is expressed as [24]:

$$FoM_1 = \left| \mathcal{L}(f) + 20 \log \left( \frac{\Delta f}{f_0} \right) + 10 \log \left( \frac{P}{1mW} \right) \right|, \quad (7)$$

where  $\Delta f$  is the offset frequency and  $P$  is power consumption. However,  $FoM_1$  does not consider the timer's stability within the operating temperature range. Hence, an alternative *FoM* is proposed as [12]

$$FoM_2 = 10 \log \left( \frac{f_0 \cdot T_{range}}{P \cdot TC} \right), \quad (8)$$

where  $T_{range}$  is the temperature range of the timer.  $FoM_2$  considers the tradeoff between frequency, temperature, power, and  $TC$  and subsequently expresses the performance in numerical value. Another indicator that is commonly used is the *energy efficiency* of the timer, which is expressed as

$$Energy\ Efficiency = \frac{P}{f_0} \quad (9)$$

As the dynamic power of circuits generally is proportionate to its operating frequency, the energy efficiency is a simple yet powerful indicator to depict the energy consumption of the timer in each cycle, which perfectly suits the performance evaluation for low-frequency oscillators [9].

## III. RECENT STATE-OF-THE-ART TIMERS

In this section, a review of recent state-of-the-art timers is provided. Based on the architecture, we can generally classify the timer into open-loop-based and close-loop-based timers. For an open-loop-based timer, the oscillating signal is generated by a free-running oscillator. For instance, consider a relaxation oscillator, the output signal is generated by alternately (dis-)charging the capacitor. Although there might be certain error compensation components to ameliorate the frequency accuracy [25], the frequency of the oscillator's output merely depends on its timing element. Here, we shall stress that although we used the term open-loop, the core oscillator itself (i.e. relaxation oscillator and ring oscillator) is still constructed in a loop. The term open-loop only refers to whether an auxiliary loop regulates the oscillator's output frequency.

Alternatively, for the closed-loop-based timer, a voltage-controlled oscillator (VCO) is integrated within a feedback loop. The output of the VCO is fed to a frequency-to-voltage (F-V) converter (e.g., RC network), which senses the output frequency and converts it to a voltage signal. Then, an amplifier/comparator compares this voltage to a reference voltage signal and provides a corresponding output. After filtering out the out-of-band noise by a low-pass filter, the output signal is fed to the VCO to tune its frequency. Provided that the loop gain is sufficient, the output frequency will only




FIGURE 7. General RxO waveform.

be affected by the reference voltage signal and the conversion gain of the F-V converter. If the VCO’s output frequency deviates amid VT-variations, the F-V converter tracks this deviation via the loop and makes an appropriate adjustment. As such, the frequency of the timer is being “locked” and kept constant.

In terms of architecture, the closed-loop-based timer has a more complicated pattern than the open-loop-based counterpart as it is constructed with a continuous feedback path using multiple blocks. Comparatively, the design process of the open-loop-based timer is much more straightforward. In the subsequent subsections, we will elaborate on the recent open-loop-based and close-loop-based timers respective to their performance parameters.

**A. OPEN-LOOP-BASED TIMERS**

The open-loop-based timer is primarily implemented using a free-running oscillator acting as a frequency generator. Fig. 1 shows the general architecture of the RxO [26], [27]. Two matched current source are utilized; one injects the current into a resistor to generate a reference voltage  $V_{REF} = I_{REF}R$ , and the other charges/discharges the capacitor. The voltage on the capacitor ( $V_{IN}$ ) is compared with  $V_{REF}$  through a comparator. Initially, the capacitor is reset to the ground. Then, it is charged by  $I_{REF}$ , where  $V_{IN}$  can be formulated as  $I_{REF}t/C$ , assuming  $I_{REF}$  is constant with time. Once  $V_{IN} > V_{REF}$ , the output of the comparator changes, and a reset signal will be sent out and discharges the capacitor [11]. The process iterates for every cycle. The ideal period of the timer is thus  $RC$ . Ideally, the capacitor starts to discharge once  $V_{IN} > V_{REF}$ , and the discharge process will be completed instantly. Yet, the actual period is affected by the delay of the comparator and logic gates and thus subjected to PVT variations [28]–[31]. Such waveform is depicted in Fig. 7, where there is an additional delay of  $t_d$  (comparator delay, buffer delay, etc.) and  $t_{reset}$  (capacitor discharging time) in a cycle on top of the desired capacitor charging time. To minimize  $t_d$ , a high-speed comparator is required, which implies high power consumption and contradicts to low power design preference for IoT devices.

To eliminate unnecessary discharging time of the capacitor, an improvised architecture using two sets of charging capacitors with respective comparators has been implemented [32]–[34]. This RxO has an additional capacitor path




FIGURE 8. Dual comparator RxO (a) schematic and (b) waveform.

for charging/discharging process and comparator to compare  $V_{REF}$  and  $V_{IN1(2)}$  [Fig. 8(a)]. Although the charging/discharging processes are the same, this architecture eliminates  $t_{reset}$  by alternating the charging process between two capacitors [Fig. 8(b)]. Hence, this RxO has higher immunity against PVT variations since fewer components contribute to the cycle period, thereby improving the frequency stability.


As aforementioned, the thermal noise and  $1/f$ -noise induce jitter on the timers. For the RxO, by using “first-crossing approximation,” the jitter due to thermal noise can be determined as [24]

$$\sigma_{\Delta T}^2 \propto \frac{\sigma_{V_n}^2}{slope_{V_{IN}}^2}, \tag{10}$$

where  $\sigma_{V_n}^2$  is the noise variance referred to the input of the comparator and  $slope_{V_{IN}}^2$  is the slope of  $V_{IN}$  in proximity to the threshold. To improve the jitter performance, we can either minimize  $\sigma_{V_n}^2$  or maximize  $slope_{V_{IN}}^2$ . The former implies that a low-noise comparator must be used. In maximizing  $slope_{V_{IN}}^2$ , a higher  $I_{REF}$  and  $V_{REF}$  are required provided that the oscillation period is unchanged. Both approaches increase the power consumption and impose a tradeoff between jitter and power.

**1) SWING-BOOSTING**


Swing-boosting technique proves effective in improving the jitter performance of the RxO. Several works adopting swing-boosting RC networks have been reported in the literature in the past few years [12], [24], [35]–[37]. Zhou *et al.* [35]




**FIGURE 9.** (a) Switch-capacitor swing boosting RC network and (b) waveform [35].

introduced a swing-boosting capacitor charging/discharging method that allows the capacitor voltage swing to exceed  $V_{DD}$ . The RC network is shown in Fig. 9(a), while its corresponding waveform is shown in Fig. 9(b). It is assumed an initial condition for all switches  $Q$  are open, while all switches  $Q_B$  are closed.  $C_{22}$  and  $C_{21}$  are disconnected and charged to  $V_{DD}$  and  $0.5 V_{DD}$ , respectively. Concurrently,  $C_{11}$  and  $C_{12}$ , which are initially charged to  $0.5 V_{DD}$  and  $V_{DD}$  respectively, are connected in series and start to discharge from  $1.5 V_{DD}$  (explained below) to the ground via  $R$ . Once  $V_{CAP1}$  drops below  $V_{REF}$ , the output switches to the next half-cycle, where all switches are flipped. As the charges stored in  $C_{21}$  and  $C_{22}$  are conserved and the bottom plate of  $C_{22}$  is connected to  $C_{21}$ , which was previously charged to  $0.5 V_{DD}$ ,  $V_{CAP2}$  is boosted to  $1.5 V_{DD}$  and discharges to the ground via  $R$ . Meanwhile,  $C_{11}$  and  $C_{12}$  will be charged to  $0.5 V_{DD}$  and  $V_{DD}$  respectively. The operation repeats itself after another cycle. As the swings at the capacitors increases to  $1.1 V_{DD}$ , the jitter of the RxO can be improved [38]. This improvement inevitably comes at the penalty of higher capacitor count and larger chip area, incurring higher manufacturing cost.

With the same initiative, Lee *et al.* [24] proposed the differential swing-boosting technique with fewer component counts and a higher boosting range. The proposed RxO is shown in Fig. 10(a), where Fig. 10(b) displays the corresponding waveform. As opposed to [35], the bottom plates of the capacitors alternate between  $V_{DD}$  and ground in different phases of the cycles by the chopper, while the top plates are connected to the input of the comparator. With the



**FIGURE 10.** (a) Symmetrical swing-boosted RxO and (b) waveform [21].



**FIGURE 11.** (a) Asymmetrical swing-boosted RC network and (b) waveform [12].

differential operation, the peak-to-peak swing across the comparator increases to  $2 V_{DD}$ , further improving the jitter of the RxO. Benefitting from the differential operation, this

architecture avoids the voltage reference, which is subjected to VT-variation. It scores a jitter performance of 9.86 ps<sub>rms</sub> (0.01% of its period). The large swing is achieved at the expense of high power consumption. In addition, as the voltage swing is higher than  $V_{DD}$  at the input of the comparator, it may cause long-term reliability issues to the transistors, particularly for advanced deep-submicron process with breakdown voltage  $<1$  V.

The  $V_{DD}$  of the RxO could be reduced to pursue ultra-low-power operation. Lei *et al.* introduced an ultra-low-voltage RxO with an asymmetric swing-boosted RC network (Fig. 11) [12]. It operates with sub-0.5V supply voltage to be compatible with the low output voltage of energy harvesters [39], [40] while maintaining the overall performance. The proposed work has a similar architecture to [24], except that the resistance in two RC branches of the RC-network are unequal. This arrangement leads to different charging/discharging rates of the capacitor. As such, the common-mode voltages where  $V_{IN1}$  crosses  $V_{IN2}$  alternate between  $V_{CM,U}$  and  $V_{CM,D}$  instead of  $0.5 V_{DD}$  as in [24]. It eases the low-voltage operation since  $V_{CM,U}$  and  $V_{CM,D}$  can be maneuvered to fit the operation of the subsequent dual-path comparator (NMOS-input and PMOS-input). It achieves the state-of-the-art energy efficiency of 667 fJ/cycle and  $FoM_2$  of 181 dB.

## 2) TEMPERATURE-DEVIATION COMPENSATION

Various compensation methods have been reported to alleviate the frequency deviation of the RxO due to temperature variation [12], [13], [41]–[44]. The techniques can be mainly characterized into two groups. The first is to compensate through the resistors of the RC network. By adapting series resistors with positive and negative TC (e.g., silicide/non-silicide poly and diffusion resistor), a composite resistor with specific TC can be obtained and providing first-order TC compensation [13], [41], [42], [45]. As the delay from the comparator and logic gates is also temperature-sensitive, a non-zero TC of the resistor can be utilized to nullify the overall TC [43].

The second compensation method is active tracking of the delay by the comparator and logic gates. For instance, a delay generator is introduced in [12] to track and compensate for the delay by modifying the time constant of the RC-network. The delay generator is biased with the same current as the comparators. If the bias current decreases (e.g., temperature decreases), the delay increases, so the width from the output of the delay generator also increases. At the same time, the time constant of the RC-network is halved to compensate for this delay. A replica of the comparator and logic gates can also be used to track the delay, as proposed in [44]. It replicates the main branch to measure the delay and compensate for it by halving the time constant at the same time.

## 3) DESIGN CONSIDERATION

For designers, it is important to determine the design priority based on different applications, as most parameters exhibit




FIGURE 12. Resistive frequency locked oscillator [11].

tradeoff in performance. With the same FoM, reducing the power would result in an increase in phase noise (7) and temperature coefficient TC (8). One of the persistent goals of the research on IoT timer is to reduce the power consumption. This can be realised by minimizing either the supply voltage  $V_{DD}$  or total current consumption [46]. For such ultra-low-voltage applications, swing-boosting technique proves to be a promising solution [12]. Apart from reducing the power consumption by achieving state-of-the-art energy efficiency, the work also exhibits a promising frequency stability against PVT variation. A total current reduction can be realised by implementing duty-cycled dynamic components that only turn on when required. The toggling is achieved through the use of logic gates. In comparing [12] and [43], both works achieve ultra-low-voltage supply compatibility of 0.35 V and 0.4 V, respectively. The work [12] implemented a dual-path comparator to suit the low voltage operation, while [43] adopted a two-stage comparator with the first stage reusing part of the reference circuits and the second stage is heavily duty-cycled with sub-threshold operation.

Note that, by reducing the supply voltage, usually it comes with a tradeoff with other parameters such as jitter performance. As referred to (10), the input noise of the comparator is inversely proportional to the voltage swing slope. With reduced  $V_{DD}$ , the allowable voltage swing would reduce and exhibits a lower slope, resulting in an increment in noise. For instance, with an identical swing boosted technique, [12] achieved the lowest voltage supply and an outstanding energy efficiency with a penalty in jitter performance of 800 ps<sub>rms</sub>, while [24] exhibits jitter performance of 9.86 ps<sub>rms</sub> using  $4\times$  higher supply voltage, with  $31\times$  larger energy per cycle. The designers are recommended to modify the components accordingly based on their design constraints.

## B. CLOSE-LOOP-BASED TIMERS

In a basic RxO, one cycle period contains multiple uncertain delays, mainly due to dynamic comparator, buffers and




FIGURE 13. DPLL wakeup timer [53].

charging reset. Few techniques have been reported to increase the frequency stability by delay elimination methods [12], [13], [41]–[44], [47]. Alternatively, close-loop-based timer such as FLL, has better immunity against the VT-variations of the system. In principle, the output frequency of the FLL is only governed by the timing element such as the RC-network and the VCO is only used to provide an oscillation signals, which the frequency is locked by the loop [48]. The basic structure is shown in Fig. 1(b).

In contrast to RxO, FLL is constructed with multiple components connected in a feedback loop. Although different methodologies have been developed based on design priorities, the FLL share similar architecture as described in [49]. The output of the VCO is fed into an optional frequency divider. The purpose of this frequency divider is to step down the frequency and reduce the operating speed of other blocks and thus the power consumption [50], [51]. Another compulsory component block for FLL is the Frequency-to-Voltage (F-V) Converter or Frequency Detector (FD), which is implemented through RC network. The F-V converter should be resilient against PVT deviation and provide a stable frequency reference point to the FLL for locking purpose. A comparator/amplifier will then be used to detect and correct the frequency shifting.

1) POWER REDUCTION TECHNIQUES

In RxO, the dynamic comparator contributes most of the delay, hence affecting the frequency performance of the timer as it is sensitive to temperature and supply [52]. In order the reduce its delay, the power consumption must be increased,





FIGURE 14. Duty-cycled digital FLL [50].


thereby burdening the power budget. In this regard, the work [11] adopts the FLL structure and uses a low power amplifier for signal comparison (Fig. 12). By using FLL, frequency stability improves due to the feedback and lock mechanism. Together with the low power amplifier, not only the total dynamic power is reduced significantly, the FLL structure also shows superior long-term stability compared to the open-loop-based timer [11].

Following the FLL architecture, Ding et al. [53] proposed a digital-intensive FLL that exploits the advantage of advance CMOS technology nodes. It allows the implementation of a low area, low power, and low supply voltage timer (Fig. 13). In this topology, the signal generated by the digitally-controlled oscillator CLK is fed into multi-phase divider, which steps down the frequency from  $f_{osc}$  to  $f_{osc}/16$ . The step-down frequency is then sent to the non-overlap clock generator to distribute the corresponding signals into





**FIGURE 15.** Block diagram of frequency references (a) using 2 LPF [54], (b) using 1 LPF and 1 Temperature sensor [55] and (c) combined LPF and Temperature sensor [56].



**FIGURE 16.** Temperature-compensated R-RC configuration [57].

different components. The frequency of the FLL is governed by a differential Frequency Detector (FD) formed by RC network as aforementioned. Such differential topology ensures the stability of performance respective to the supply and temperature variation. The resistor of FD is implemented with a series combination of non-silicided p-poly and n-poly resistors with opposite temperature coefficients (*TC*). Such implementation provides first-order compensation in temperature variation [53]. A dynamic comparator compares the output of the FD, which is then fed to a digital filter and locks the frequency of the digitally-controlled oscillator. The power consumption of the comparator is suppressed by reducing its operating frequency by 256×. It achieves an outstanding energy efficiency of 0.43 pJ/cycle, with a *TC* of 106 ppm/°C.

Truesdell *et al.* [50] also report a digital FLL, which locks the Digitally Controllable Oscillator (DCO) to a stable reference voltage  $V_{REF}$  (Fig. 14). The frequency generated by

the DCO is divided and fed to the F-V converter, generating  $V_{CAP}$  to compare with  $V_{REF}$ . For this DFLL, a comparator bank is implemented and a dead-zone (DZ) around  $V_{REF}$  is established. When the DCO operates within this DZ, it indicates that the frequency generated by the DCO is stable and the feedback path would be broken such that the DCO will be free-running. As such, the power consumption is minimized as other blocks will be powered down. Certainly, the DCO will be subjected to supply and temperature variation if the feedback loop is broken. Hence, the timer is being designed to periodically turn on to lock the frequency by the duty-cycling mechanism. Such approach effectively reduced the power consumption by only consuming 18.8 fJ/cycle. However, this scheme penalizes the frequency accuracy by exhibiting an Allan Deviation of 450 ppm, which is considered high among timers.

## 2) HIGH PRECISION METHODOLOGIES


With the design preference on frequency stability for FLL, works focusing on high precision have achieved an inaccuracy as low as ±200 ppm across the industrial temperature range. In 2018, Gürleyük *et al.* [54] proposed a Dual-RC Frequency Reference that uses an FLL for high precision signal generation. The FLL features two independent low-pass-filter (LPF), implemented using Wien Bridge filter, to detect their temperature-dependent phase shifts and locks the frequency of DCO (Fig. 15(a)). One of the Wien Bridge filters employed silicided p-poly resistors to demonstrate positive temperature phase shift, while the other used non-silicided n-poly resistors. With proper calibration, a temperature-independent frequency signal can be realized, resulting in

an extraordinary  $TC$  of  $2.5 \text{ ppm}/^\circ\text{C}$ . It is worth noting that instead of using a LPF and temperature sensor for phase shift detection, [54] uses two independent LPF and complex temperature-compensation schemes to achieve low  $TC$ , which leads to a high energy consumption of  $110 \text{ pJ}/\text{cycle}$ . On top of that, it also consumes a chip area of  $2.528 \text{ mm}^2$ , which is critical for SoCs.

In the effort to relax calibration complexity, [55] proposed another  $RC$ -based frequency reference in which the FLL features only one Wien-Bridge (WB) filter, while the temperature phase shift is detected by a Wheatstone-Bridge (WhB) temperature sensor (Fig. 15(b)). In this work, both WB and WhB exhibit similar non-linearity of temperature dependencies, achieving good accuracy using a 2-point trim. Such effort led to a massive decrement in power consumption to  $25 \text{ pJ}/\text{cycle}$  and reduced the area consumption by  $8.4\times$ . Although the temperature inaccuracy has been increased to  $\pm 400 \text{ ppm}$  across the industrial temperature range, it still shows an outstanding  $TC$  of  $6.15 \text{ ppm}/^\circ\text{C}$ .

Recently, similar inaccuracy of  $\pm 400 \text{ ppm}$  has been achieved with a single room-temperature trim [56]. Similar to [55], the FLL also constructed based on a WB filter and a WhB temperature sensor. Instead of a separate implementation, [56] combined both WB and WhB into single architecture (Fig. 15(c)). Therefore, not only the number of components are reduced for smaller chip usage, the temperature-compensated phase shift has also been suppressed since p-poly resistors were being shared by both WB and WhB. By reducing both number of trimming points and counts, it exhibits an energy efficiency of  $9.9 \text{ pJ}/\text{cycle}$  ( $2.5\times$  improvement) and chip area reduction of  $2\times$ , with the state-of-the-art  $TC$  of  $5.2 \text{ ppm}/^\circ\text{C}$ .

Apart from using LPF or temperature sensor for compensation, [57] has proposed a temperature-compensated  $R$ - $RC$  oscillator that focuses on eliminating possible temperature-caused delay. Based on the differential swing-boosted technique in [24], [57] had performed certain calibration on the  $RC$  network configuration. In common situation which relies on a single  $RC$  network, the charging/discharging rate is fully dependent on the resistance, which is highly susceptible to temperature deviation. Although it's first-order dependency is compensated using a series combination of positive and negative resistor, it's resistance still deviates due to second-order temperature dependency. On top of that, extra reset delay is also expected with the usage of single reset transistor. In this regard, [57] has added another resistor to form a  $R$ - $RC$  network (Fig. 16). The extra resistor can eliminate the existing second-order temperature-coefficient. As such, second-order temperature dependency is being mitigated by modifying it's initial charging point across different temperature. On top of that, in the effort of achieving temperature-independent operation, the capacitor and reset transistor has been duplicated for dual-phase operation, where transition mode and reset operation is taken in different path. This leads to a fast reset and low leakage transition operation. Although the supply voltage required is relatively high, [57] scores



**FIGURE 17.** The energy efficiency versus the  $TC$  of state-of-the-art fully integrated timers. The size of the circle depicts the operating temperature range of the timer.

state-of-the-art  $TC$  of  $7.93 \text{ ppm}/^\circ\text{C}$  across wide temperature range of  $-45^\circ\text{C}$  to  $125^\circ\text{C}$ , while consuming  $3.3 \text{ pJ}/\text{cycle}$ .

### 3) DESIGN CONSIDERATION

As aforementioned, with a design focus on power reduction, similar considerations can be taken for FLL in minimizing  $V_{DD}$  and total current consumption. The reduction of current consumption can be achieved through multiple approaches. The most common one is to reduce the operation speed of the FD, as described in the beginning of this section [6], [54], [55], [58]. Also, duty-cycling part of the modules can reduce the power consumption. For example, the comparator is to demonstrate the frequency shift and this comparison period only occurs around the transition point. Hence, by providing the appropriate clock signal, the comparator can be designed to only operate within the transition period and subsequently sustained in idle mode for the rest of the time period [3]. The same technique can be applied to other blocks, such as biasing circuits [50].

## IV. COMPARISON BETWEEN OPEN-LOOP AND CLOSE-LOOP BASED TIMER

Both the open-loop-based and close-loop-based timers serve to provide an accurate frequency reference for timing purposes. A benchmark of the recent state-of-the-art kHz-to-MHz timers for both architectures is described in Table 1. Fig. 17 illustrates their energy efficiencies versus the  $TC$ , while the circle size represents timer's operating temperature range.

Intuitively, it might be perceived that the close-loop based timer will have higher power consumption compared with the open-loop-based timer due to excessive components. However, from Fig. 17, we can observe that the closed-loop-based timer in general achieves a better  $TC$  with the same energy efficiency. Despite fewer components in an open-loop based timer, the comparators consume the majority of power to safeguard the  $TC$  of the timer, which leads to extra power

TABLE 1. Benchmark of recent state-of-the-art kHz-to-MHz timers.

Ref.	Type	Process (nm)	Area (mm <sup>2</sup> )	V <sub>DD</sub> (V)	Freq. (Hz)	Power (μW)	Temp. Variation (ppm/°C) / Temp. Range (°C)	V <sub>DD</sub> Variation	Energy Efficiency (pJ/cycle)	Jitter (ps <sub>rms</sub> )	Allan Floor (ppm)	Settling Time (μs)	FoM <sub>2</sub> (dB)
[3]	CL	180	0.5	0.85-1.4	3k	0.0047	13.8 / -25 to 85	0.48%/V (0.85 to 1.4)	1.6	N/A	63	100000*	187 <sup>#</sup>
[6]	CL	40	0.07	0.8	417k	0.24	33 / -20 to 80	0.53% (0.7 to 0.9)	0.57	N/A	12	68500	187 <sup>#</sup>
[10]	OL	65	0.005	0.9	1.2M	0.82	100 / -25 to 125	0.7%/V (0.9 to 1.8)	0.68	N/A	10 (1s)	10	183
[11]	CL	180	0.26	1.2	70.4k	0.11	34.3 / -40 to 80	0.75%/V (1.2 to 1.8)	1.56	N/A	7 (12s)	2500	184 <sup>#</sup>
[12]	OL	28	0.58	0.35-0.38	2.1M	1.4	158 / -20 to 120	2.3% (0.35 to 0.38)	0.67	800	210	3.6	181
[13]	OL	180	0.028	0.75	8.2M	46.3	123 / -20 to 100	0.91%/0.1V (0.75 to 0.95)	5.65	7.66	1.56 (4s)	N/A	172
[14]	OL	65	0.005	N/A	1.3M	0.92	96 / 0 to 145	0.49%/V (0.9 to 2.0)	0.68	N/A	N/A	10	183
[17]	CL	130	0.28	1.5	43.3M	757	N/A	N/A	0.175	316	N/A	N/A	N/A
[24]	OL	180	0.015	1.4	10.5M	219.8	137 / -40 to 125	0.44%/0.1V (1.4 to 2)	20.9	9.86	2.8	N/A	168
[25]	OL	90	0.027	0.8	51.3M	18	21.8 / -20 to 100	0.53% (0.8 to 1.2)	0.35	89.27	N/A	3.3	192
[31]	OL	65	0.032	1	18.5k	0.13	13.8 to 42.3 / -40 to 90	<5%/V (0.95 to 1.05)	7	N/A	20 (1s)	216 (4 cycle)	178
[37]	OL	65	0.044	1	3M	17.3	66.67 / 0 to 90	0.15% (1.95 to 1.45)	5.7	49.8	N/A	4 <sup>s</sup>	174
[43]	OL	180	0.2	0.4	1.22k	0.0014	94 / -20 to 70	4.3% (0.4 to 0.65)	0.93	N/A	58 (3s)	N/A	179
[45]	CL	65	0.18	1.2	32M	34	8.4 / -40 to 85	80ppm/V (1.1 to 2.3)	1.06	25	2.5 (1s)	N/A	192 <sup>#</sup>
[47]	CL	180	0.16	1.2	32.7k	0.0354	13.2 / -20 to 100	0.44%/V (1 to 1.8)	1.08	N/A	10	2000	189 <sup>#</sup>
[50]	CL	65	0.134	0.5	560k	0.0105	96.1 / 0 to 100	N/A	0.0188	N/A	450 (1ms)	N/A	197 <sup>#</sup>
[54]	CL	180	2.528	1.7-2.0	7M	775	2.5 / -45 to 85	0.18%/V (1.7 to 2.0)	110	23.8	0.33 (3s)	N/A	177 <sup>#</sup>
[55]	CL	180	0.3	1.6-2.0	16M	400	6.15 / -45 to 80	0.12%/V (1.6 to 2.0)	25	39	0.32	N/A	179 <sup>#</sup>
[56]	CL	180	0.14	1.8	16M	158.4	5.2 / -45 to 85	0.2%/V (1.6 to 2.0)	9.9	10.2	0.35	N/A	184 <sup>#</sup>
[57]	CL	180	0.07	1.3	2.3M	7.6	7.93 / -45 to 125	0.51%/V (1.3 to 2.0)	3.3	N/A	9 (0.5s)	N/A	188 <sup>#</sup>
[58]	CL	40	0.07	1-1.4	428k	0.38	8 / -40 to 80	0.27%/V (1 to 1.4)	0.9	N/A	10 (100s)	N/A	192 <sup>#</sup>
[61]	OL	65	0.051	0.98-1.02	1.05M	69	4.3 / -15 to 55	0.17% (0.98 to 1.02)	65.7	160	N/A	8 (Sim)	174
[62]	OL	350	0.032	3.3	1M	160	15.757 / -40 to 125	0.08%/V (3.0 to 4.5)	160	N/A	15	1 <sup>s</sup>	168

CL = Close-loop-based

OL = Open-loop-based

\* Estimated from graph

<sup>s</sup> Deduced from the number of cycles to start, which may underestimate true startup time.<sup>#</sup> Performance cannot be fully evaluated, as it did not take settling time into consideration

usage and deteriorates the energy efficiency [59]. Contrarily, even the close-loop-based timer entails more components, the comparator and the logic gates have minimal impact on the frequency of the timer. Consequently, even with minimal power consumption, the closed-loop-based timer can still yield a stable output amid VT-variations, relaxing the current requirement and maximizing the energy efficiency.

Apart from the *TC*, one of the important parameters to be taken into consideration is the temperature range. In practice, the timer is preferred to be operated in a wide temperature range to cope with the harsh environment [60]. For instance, a common standard is the full-industrial range, which requires the electronics to work from  $-40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ . As shown in Table 1, although some of the reported works were able

to achieve a low  $TC$ , their operating temperature ranges are comparably narrow, while others managed to maintain a moderate  $TC$  over a wide temperature range. For instance, [61] exhibits a  $TC$  value of 4.3 ppm/°C within  $-15$  °C to 55 °C. Using open-loop-based architecture, [57] and [62] can function across the full-industrial range but exhibits a higher  $TC$  of 7.93 ppm/°C and 15.76 ppm/°C, respectively. Hence, it is important to characterize a timer's ability to maintain a moderate  $TC$  within a reasonable temperature range. Such ability can be expressed using  $FoM_2$  where an overall performance can be enumerated as defined in (8). Take the open-loop-based timer as example, the work [61] shows the lowest  $TC$  among all proposed works, but exhibits poor performance in temperature range and energy efficiency, which leads to a moderate overall performance with  $FoM_2$  of 174 dB. Contrarily, although [25] shows a relatively moderate  $TC$  of 21.8 ppm/°C, it presents the best  $FoM_2$  among all competitors with its exceptional energy efficiency and wide operating temperature range.

One drawback of the close-loop-based timer is in its long settling time. Not only a long settling time results in a longer start-up period, it also suffers in a longer time in attaining steady-state operation amid  $V_{DD}$  variation. As summarized in Table 1, the open-loop-based timer shows a significantly lower settling time compared to the close-loop-based timer. To guarantee the loop stability, the loop filter ought to have a cutoff frequency lower than the sampling rate of the comparators, which in turn limits the settling time of the loop response. On the other hand, the settling time of the open-loop-based timer is solely dependent on the settling time of the RC-network, which can be achieved in a couple of cycles. Such characteristic shows potential for application such as energy harvesting, where the supply voltage stability is not ensured.

## V. CONCLUSION

Motivated by the uprising trend of ultra-low-power timers, this review article elaborated on the characteristics of fully-integrated timers reported in the literature. We categorized these timers into two types based on their architectures: open-loop-based and close-loop-based. We also explained in detail the basic parameters to characterize and optimize a timer. To differentiate the timers, we found out that the open-loop-based timer depended on a single free-running oscillator to generate the frequency, while the closed-loop-based timer contained a feedback path to lock the output frequency. In general, the open-loop-based timer shows a faster settling time than the close-loop-based timer, but with a penalty on  $TC$  in effect to the delay from the logic gates and comparators/amplifiers. On the other hand, the closed-loop-based timers show a better  $TC$  under a similar power budget, benefitting from the closed-loop operation. We recommend the designers to determine the main design priority before finalizing a suitable architecture. We envision that the development of ultra-low-power timers will continue for both types of timers, aligning with the current trend of energy harvesting for IoT nodes.

## REFERENCES

- [1] J. Lee, P. Park, S. Cho, and M. Je, "5.10 A 4.7 MHz 53 $\mu$ W fully differential CMOS reference clock oscillator with  $-22$ dB worst-case PSNR for miniaturized SoCs," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3, doi: 10.1109/ISSCC.2015.7062948.
- [2] S. Jeong, I. Lee, D. Blaauw, and D. Sylvester, "A 5.8 nW CMOS wake-up timer for ultra-low-power wireless applications," *IEEE J. Solid-State Circuits*, vol. 50, no. 8, pp. 1754–1763, Aug. 2015, doi: 10.1109/JSSC.2015.2413133.
- [3] T. Jang, M. Choi, S. Jeong, S. Bang, D. Sylvester, and D. Blaauw, "5.8 A 4.7 nW 13.8ppm/°C self-biased wakeup timer using a switched-resistor scheme," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Jan./Feb. 2016, pp. 102–103, doi: 10.1109/ISSCC.2016.7417927.
- [4] X. Meng, X. Li, L. Cheng, C.-Y. Tsui, and W.-H. Ki, "A low-power relaxation oscillator with switched-capacitor frequency-locked loop for wireless sensor node applications," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 12, pp. 281–284, Dec. 2019, doi: 10.1109/LSSC.2019.2952901.
- [5] H. Asano, T. Hirose, T. Ozaki, N. Kuroki, and M. Numa, "An area-efficient, 0.022-mm<sup>2</sup>, fully integrated resistor-less relaxation oscillator for ultra-low power real-time clock applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2017, pp. 1–4, doi: 10.1109/ISCAS.2017.8050350.
- [6] M. Ding, Z. Zhou, S. Traferro, Y. Liu, C. Bachmann, and F. Sebastiano, "A 33-ppm/°C 240-nW 40-nm CMOS wakeup timer based on a bang-bang digital-intensive frequency-locked-loop for IoT applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 7, pp. 2263–2273, Jul. 2020, doi: 10.1109/TCSI.2020.2979319.
- [7] D. Ruffieux, "11.5 A 3.2 $\times$ 1.5 $\times$ 0.8 mm<sup>3</sup> 240 nA 1.25-to-5.5 V 32 kHz-DTCXO RTC module with an overall accuracy of  $\mu$ 1ppm and an all-digital 0.1ppm compensation-resolution scheme at 1Hz," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Jan./Feb. 2016, pp. 208–209, doi: 10.1109/ISSCC.2016.7417980.
- [8] K.-M. Lei, P.-I. Mak, and R. P. Martins, "Startup time and energy-reduction techniques for crystal oscillators in the IoT era," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 1, pp. 30–35, Jan. 2021, doi: 10.1109/TCSII.2020.3040419.
- [9] S. Dai and J. K. Rosenstein, "A 14.4 nW 122 KHz dual-phase current-mode relaxation oscillator for near-zero-power sensors," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2015, pp. 1–4, doi: 10.1109/CICC.2015.7338396.
- [10] A. Savanth, J. Myers, A. Weddell, D. Flynn, and B. Al-Hashimi, "5.6 A 0.68 nW/kHz supply-independent relaxation oscillator with  $\pm 0.49\%$  IV and 96ppm/°C stability," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 96–97, doi: 10.1109/ISSCC.2017.7870278.
- [11] M. Choi, T. Jang, S. Bang, Y. Shi, D. Blaauw, and D. Sylvester, "A 110 nW resistive frequency locked on-chip oscillator with 34.3 ppm/°C temperature stability for system-on-chip designs," *IEEE J. Solid-State Circuits*, vol. 51, no. 9, pp. 2106–2118, Sep. 2016, doi: 10.1109/JSSC.2016.2586178.
- [12] K. M. Lei, P. I. Mak, and R. P. Martins, "A 0.35-V 5,200- $\mu$ m<sup>2</sup> 2.1-MHz temperature-resilient relaxation oscillator with 667 fJ/cycle energy efficiency using an asymmetric swing-boosted RC network and a dual-path comparator," *IEEE J. Solid-State Circuits*, vol. 56, no. 9, pp. 2701–2710, Sep. 2021, doi: 10.1109/JSSC.2021.3067051.
- [13] S. Lu and Y. Liao, "A low-power, differential relaxation oscillator with the self-threshold-tracking and swing-boosting techniques in 0.18- $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 2, pp. 392–402, Feb. 2019, doi: 10.1109/JSSC.2018.2877927.
- [14] A. Savanth, A. S. Weddell, J. Myers, D. Flynn, and B. M. Al-Hashimi, "A sub-nW/kHz relaxation oscillator with ratioed reference and sub-clock power gated comparator," *IEEE J. Solid-State Circuits*, vol. 54, no. 11, pp. 3097–3106, Nov. 2019, doi: 10.1109/JSSC.2019.2930360.
- [15] S. L. Jang, C. T. Hsieh, T. C. Yang, and M. H. Juang, "Current reused 8:1 injection locked frequency divider using unbalanced ring oscillator frequency divider," *IEEE Access*, vol. 9, pp. 124921–124930, 2021, doi: 10.1109/ACCESS.2021.3111084.
- [16] J. Jin, K.-Q. Zhou, and L. Zhao, "Designing RF ring oscillator using current-mode technology," *IEEE Access*, vol. 5, pp. 5306–5312, 2017, doi: 10.1109/ACCESS.2017.2692771.
- [17] K. Pappu, G. P. Reitsma, and S. Bapat, "5.4 frequency-locked-loop ring oscillator with 3 ns peak-to-peak accumulated jitter in 1ms time window for high-resolution frequency counting," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 92–93, doi: 10.1109/ISSCC.2017.7870276.

- [18] B. Razavi, *Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level*. Cambridge: Cambridge, U.K.: Cambridge Univ. Press, 2020.
- [19] N. Da Dalt and A. Sheikholeslami, *Understanding Jitter and Phase Noise: A Circuits and Systems Perspective*. Cambridge, U.K.: Cambridge Univ. Press, 2018.
- [20] P. M. Nadeau, A. Paidimarri, and A. P. Chandrakasan, "Ultra low-energy relaxation oscillator with 230 fJ/cycle efficiency," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 789–799, Apr. 2016, doi: [10.1109/JSSC.2016.2521886](https://doi.org/10.1109/JSSC.2016.2521886).
- [21] T. Series, "Measures for random instabilities in frequency and time (phase)," x Int. Telecommun. Union, Geneva, Switzerland, Tech. Rep. Rec. ITU-R TF.538-4, 2017. [Online]. Available: [https://www.itu.int/dms\\_pubrec/itu-r/rec/tf/R-REC-TF.538-4-201707-1!!PDF-E.pdf](https://www.itu.int/dms_pubrec/itu-r/rec/tf/R-REC-TF.538-4-201707-1!!PDF-E.pdf)
- [22] T. Friederichs, "Analysis of geodetic time series using Allan variances," Univ. Stuttgart, Stuttgart, Germany, Tech. Rep., 2010, doi: [10.18419/opus-3849](https://doi.org/10.18419/opus-3849).
- [23] K. Xiao, B. Wang, C. Qiu, and X. Wang, "Design and implementation of a temperature self-compensation balanced hybrid ring oscillator BHRO," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–5, doi: [10.1109/ISCAS51556.2021.9401344](https://doi.org/10.1109/ISCAS51556.2021.9401344).
- [24] J. Lee, A. K. George, and M. Je, "An ultra-low-noise swing-booster differential relaxation oscillator in 0.18- $\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 55, no. 9, pp. 2489–2497, Sep. 2020, doi: [10.1109/JSSC.2020.2987681](https://doi.org/10.1109/JSSC.2020.2987681).
- [25] Y. K. Tsai and L. H. Lu, "A 51.3-MHz 21.8-ppm/ $^{\circ}\text{C}$  CMOS relaxation oscillator with temperature compensation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 5, pp. 490–494, May 2017, doi: [10.1109/TCSII.2016.2581825](https://doi.org/10.1109/TCSII.2016.2581825).
- [26] A. L. Aita, J. V. D. L. Cruz, and R. Bashirullah, "A 0.45V CMOS relaxation oscillator with  $\pm 2.5\%$  frequency stability from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2015, pp. 493–496, doi: [10.1109/ISCAS.2015.7168678](https://doi.org/10.1109/ISCAS.2015.7168678).
- [27] J. Koo, B. Kim, H.-J. Park, and J.-Y. Sim, "A quadrature RC oscillator with noise reduction by voltage swing control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 3077–3088, Aug. 2019, doi: [10.1109/TCSI.2019.2906359](https://doi.org/10.1109/TCSI.2019.2906359).
- [28] L. Wang, C. Zhan, Z. Zhang, and S. Zhao, "A  $-40$ – $125^{\circ}\text{C}$ , 0.8 V, 33 kHz relaxation oscillator with integrated voltage and current reference and compensated comparator delay," *Microelectron. J.*, vol. 117, Nov. 2021, Art. no. 105285, doi: [10.1016/j.mejo.2021.105285](https://doi.org/10.1016/j.mejo.2021.105285).
- [29] Y. Yang, H. Jiang, Y. Guo, W. Jia, and Z. Wang, "A 2.8  $\mu\text{W}$  0.022  $\text{mm}^2$  8 MHz monolithic relaxation oscillator," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Oct. 2020, pp. 1–5, doi: [10.1109/ISCAS45731.2020.9181059](https://doi.org/10.1109/ISCAS45731.2020.9181059).
- [30] Y. Zheng, L. Zhou, F. Tian, M. He, and H. Liao, "A 51-nW 32.7-kHz CMOS relaxation oscillator with half-period pre-charge compensation scheme for ultra-low power systems," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2016, pp. 830–833, doi: [10.1109/ISCAS.2016.7527369](https://doi.org/10.1109/ISCAS.2016.7527369).
- [31] A. Paidimarri, D. Griffith, A. Wang, G. Burra, and A. P. Chandrakasan, "An RC oscillator with comparator offset cancellation," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1866–1877, Aug. 2016, doi: [10.1109/JSSC.2016.2559508](https://doi.org/10.1109/JSSC.2016.2559508).
- [32] J. Wang, W. L. Goh, X. Liu, and J. Zhou, "A 12.77-MHz 31 ppm/ $^{\circ}\text{C}$  on-chip RC relaxation oscillator with digital compensation technique," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1816–1824, Nov. 2016, doi: [10.1109/TCSI.2016.2593705](https://doi.org/10.1109/TCSI.2016.2593705).
- [33] J. Wang and W. L. Goh, "A 13.5-MHz relaxation oscillator with  $\pm 0.5\%$  temperature stability for RFID application," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2016, pp. 2431–2434, doi: [10.1109/ISCAS.2016.7539083](https://doi.org/10.1109/ISCAS.2016.7539083).
- [34] T. Wang, "A 6  $\mu\text{W}$   $\pm 50$  ppm/ $^{\circ}\text{C}$   $\pm 1500$  ppm/V 1.5 MHz RC oscillator using self-regulation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 8, pp. 1297–1301, Aug. 2019, doi: [10.1109/TCSII.2018.2884657](https://doi.org/10.1109/TCSII.2018.2884657).
- [35] W. Zhou, W. L. Goh, and Y. Gao, "A 1.6 MHz swing-booster relaxation oscillator with  $\pm 0.15\%/V$  23.4ppm/ $^{\circ}\text{C}$  frequency inaccuracy using voltage-to-delay feedback," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–4, doi: [10.1109/ISCAS.2019.8702607](https://doi.org/10.1109/ISCAS.2019.8702607).
- [36] J. Zheng, L. Cheng, J. Jiang, and W.-H. Ki, "Relaxation oscillator with dynamic comparator and slope-boosting technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 10, pp. 1330–1334, Oct. 2018, doi: [10.1109/TCSII.2018.2855050](https://doi.org/10.1109/TCSII.2018.2855050).
- [37] W. Zhou, W. L. Goh, and Y. Gao, "A 3-MHz 17.3- $\mu\text{W}$  0.015% period jitter relaxation oscillator with energy efficient swing boosting," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 10, pp. 1745–1749, Oct. 2020, doi: [10.1109/TCSII.2019.2948032](https://doi.org/10.1109/TCSII.2019.2948032).
- [38] W. Zhou, W. L. Goh, J. H. Cheong, and Y. Gao, "A 16.6  $\mu\text{W}$  3.12 MHz RC relaxation oscillator with 160.3 dBc/Hz FOM," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–5, doi: [10.1109/ISCAS.2018.8350902](https://doi.org/10.1109/ISCAS.2018.8350902).
- [39] K. K. Pakkirisami Churchill, G. Chong, H. Ramiah, M. Y. Ahmad, and J. Rajendran, "Low-voltage capacitive-based step-up DC–DC converters for RF energy harvesting system: A review," *IEEE Access*, vol. 8, pp. 186393–186407, 2020, doi: [10.1109/ACCESS.2020.3028856](https://doi.org/10.1109/ACCESS.2020.3028856).
- [40] M. A. Ullah, R. Keshavarz, M. Abolhasan, J. Lipman, K. P. Esselle, and N. Shariati, "A review on antenna technologies for ambient RF energy harvesting and wireless power transfer: Designs, challenges and applications," *IEEE Access*, vol. 10, pp. 17231–17267, 2022, doi: [10.1109/ACCESS.2022.3149276](https://doi.org/10.1109/ACCESS.2022.3149276).
- [41] H. Wang and P. P. Mercier, "A reference-free capacitive-discharging oscillator architecture consuming 44.4 pW/75.6 nW at 2.8 Hz/6.4 kHz," *IEEE J. Solid-State Circuits*, vol. 51, no. 6, pp. 1423–1435, Jun. 2016, doi: [10.1109/JSSC.2016.2554883](https://doi.org/10.1109/JSSC.2016.2554883).
- [42] A. Khashaba, J. Zhu, N. Pal, M. G. Ahmed, and P. K. Hanumolu, "A 32-MHz, 34- $\mu\text{W}$  temperature-compensated RC oscillator using pulse density modulated resistors," *IEEE J. Solid-State Circuits*, vol. 57, no. 5, pp. 1470–1479, May 2022, doi: [10.1109/JSSC.2021.3121014](https://doi.org/10.1109/JSSC.2021.3121014).
- [43] H. Jiang, P. P. Wang, P. P. Mercier, and D. A. Hall, "A 0.4-V 0.93-nW/kHz relaxation oscillator exploiting comparator temperature-dependent delay to achieve 94-ppm/ $^{\circ}\text{C}$  stability," *IEEE J. Solid-State Circuits*, vol. 53, no. 10, pp. 3004–3011, Oct. 2018, doi: [10.1109/JSSC.2018.2859834](https://doi.org/10.1109/JSSC.2018.2859834).
- [44] K. M. Lei, P. I. Mak, and R. P. Martins, "A 0.4 V 6.4  $\mu\text{W}$  3.3 MHz CMOS bootstrapped relaxation oscillator with  $\pm 0.71\%$  frequency deviation over  $-30$  to  $100^{\circ}\text{C}$  for wearable and sensing applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–5, doi: [10.1109/ISCAS.2018.8351650](https://doi.org/10.1109/ISCAS.2018.8351650).
- [45] A. Khashaba, J. Zhu, M. Ahmed, N. Pal, and P. K. Hanumolu, "3.5 A 34  $\mu\text{W}$  32 MHz RC oscillator with  $\pm 530$  ppm inaccuracy from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  and 80ppm/V supply sensitivity enabled by pulse-density modulated resistors," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 66–68, doi: [10.1109/ISSCC19947.2020.9062942](https://doi.org/10.1109/ISSCC19947.2020.9062942).
- [46] Y. Zhang, W. Rhee, T. Kim, H. Park, and Z. Wang, "A 0.35–0.5-V 18–152 MHz digitally controlled relaxation oscillator with adaptive threshold calibration in 65-nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 8, pp. 736–740, Aug. 2015, doi: [10.1109/TCSII.2015.2433531](https://doi.org/10.1109/TCSII.2015.2433531).
- [47] J. Jung, I. H. Kim, S. J. Kim, Y. Lee, and J. H. Chun, "A 1.08-nW/kHz 13.2-ppm/ $^{\circ}\text{C}$  self-biased timer using temperature-insensitive resistive current," *IEEE J. Solid-State Circuits*, vol. 53, no. 8, pp. 2311–2318, Aug. 2018, doi: [10.1109/JSSC.2018.2824307](https://doi.org/10.1109/JSSC.2018.2824307).
- [48] S. K. Govindan, H. Hu, C. C. Lin, and S. Gupta, "A 25.6  $\mu\text{W}$  8.97ps period jitter phase-locked relaxation oscillator with sub-1 $\mu\text{s}$  start-up for low-power IoT," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–5, doi: [10.1109/ISCAS.2019.8702631](https://doi.org/10.1109/ISCAS.2019.8702631).
- [49] D. S. Truesdell, A. Dissanayake, and B. H. Calhoun, "A 0.6-V 44.6-fJ/cycle energy-optimized frequency-locked loop in 65-nm CMOS with 20.3-ppm/ $^{\circ}\text{C}$  stability," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 10, pp. 223–226, Oct. 2019, doi: [10.1109/LSSC.2019.2946767](https://doi.org/10.1109/LSSC.2019.2946767).
- [50] D. S. Truesdell, S. Li, and B. H. Calhoun, "A 0.5 V 560 kHz 18.8 fJ/cycle ultra-low energy oscillator in 65 nm CMOS with 96.1ppm/ $^{\circ}\text{C}$  stability using a duty-cycled digital frequency-locked loop," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSICircuits18222.2020.9162832](https://doi.org/10.1109/VLSICircuits18222.2020.9162832).
- [51] D. S. Truesdell, S. Li, and B. H. Calhoun, "A 0.5-V 560-kHz 18.8-fJ/cycle on-chip oscillator with 96.1-ppm/ $^{\circ}\text{C}$  steady-state stability using a duty-cycled digital frequency-locked loop," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1241–1253, Apr. 2021, doi: [10.1109/JSSC.2020.3048664](https://doi.org/10.1109/JSSC.2020.3048664).
- [52] P. Chen, D. Li, Z. Yu, Q. Jin, and K. Yang, "A 0.84pJ/cycle wheatstone bridge based CMOS RC oscillator with reconfigurable frequencies," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2019, pp. 1–4, doi: [10.1109/CICC.2019.8780148](https://doi.org/10.1109/CICC.2019.8780148).
- [53] M. Ding, Z. Zhou, Y. H. Liu, and S. Traferro, "A 0.7-V 0.43-pJ/cycle wakeup timer based on a bang-bang digital-intensive frequency-locked-loop for IoT applications," *IEEE J. Solid-State Circuits Lett.*, vol. 1, no. 2, pp. 30–33, Feb. 2018, doi: [10.1109/LSSC.2018.2810602](https://doi.org/10.1109/LSSC.2018.2810602).

- [54] Ç. Gürleyük, L. Pedalà, S. Pan, F. Sebastiano, and K. A. A. Makinwa, "A CMOS dual-RC frequency reference with  $\pm 200$ -ppm inaccuracy from  $-45^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3386–3395, Dec. 2018, doi: [10.1109/JSSC.2018.2869083](https://doi.org/10.1109/JSSC.2018.2869083).
- [55] Ç. Gürleyük, S. Pan, and K. A. A. Makinwa, "3.4 A 16 MHz CMOS RC frequency reference with  $\pm 400$  ppm inaccuracy from  $-45^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  after digital linear temperature compensation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 64–66, doi: [10.1109/ISSCC19947.2020.9063029](https://doi.org/10.1109/ISSCC19947.2020.9063029).
- [56] H. Jiang, S. Pan, Ç. Gürleyük, and K. A. A. Makinwa, "31.3 A 0.14 mm<sup>2</sup> 16 MHz CMOS RC frequency reference with a 1-point trimmed inaccuracy of  $\pm 400$ ppm from  $-45^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 64, Feb. 2021, pp. 436–438, doi: [10.1109/ISSCC42613.2021.9365795](https://doi.org/10.1109/ISSCC42613.2021.9365795).
- [57] Y. Ji, J. Liao, S. Arjmandpour, A. Novello, J. Y. Sim, and T. Jang, "A second-order temperature-compensated on-chip R-RC oscillator achieving 7.93ppm/ $^{\circ}\text{C}$  and 3.3 pJ/Hz in  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  temperature range," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 1–3, doi: [10.1109/ISSCC42614.2022.9731730](https://doi.org/10.1109/ISSCC42614.2022.9731730).
- [58] M. Ding, M. Song, E. Tiurin, S. Traferro, Y. H. Liu, and C. Bachmann, "A 0.9pJ/cycle 8 ppm/ $^{\circ}\text{C}$  DFLL-based wakeup timer enabled by a time-domain trimming and an embedded temperature sensing," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSICircuits18222.2020.9162787](https://doi.org/10.1109/VLSICircuits18222.2020.9162787).
- [59] T. Someya, A. K. M. M. Islam, and K. Okada, "A 6.4 nW 1.7% relative inaccuracy CMOS temperature sensor utilizing sub-thermal drain voltage stabilization and frequency-locked loop," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 458–461, 2020, doi: [10.1109/LSSC.2020.3025962](https://doi.org/10.1109/LSSC.2020.3025962).
- [60] L. Ma, K. C. Koay, and P. K. Chan, "A merged window comparator based relaxation oscillator with low temperature coefficient," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2017, pp. 1–4, doi: [10.1109/ISCAS.2017.8050737](https://doi.org/10.1109/ISCAS.2017.8050737).
- [61] N. Liu, R. Agarwala, A. Dissanayake, D. S. Truesdell, S. Kamineni, and B. H. Calhoun, "A 2.5 ppm/ $^{\circ}\text{C}$  1.05-MHz relaxation oscillator with dynamic frequency-error compensation and fast start-up time," *IEEE J. Solid-State Circuits*, vol. 54, no. 7, pp. 1952–1959, Jul. 2019, doi: [10.1109/JSSC.2019.2911208](https://doi.org/10.1109/JSSC.2019.2911208).
- [62] J. Mikulic, G. Schatzberger, and A. Baric, "A 1-MHz relaxation oscillator core employing a self-compensating chopped comparator pair," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–4, doi: [10.1109/ISCAS.2018.8351085](https://doi.org/10.1109/ISCAS.2018.8351085).



**MIKKI HOW-WEN LOO** was born in Kedah, Malaysia. He received the B.E. degree (Hons.) in electrical and electronic engineering from the Asia Pacific University of Technology and Innovation, Kuala Lumpur, Malaysia, in 2021. He is currently pursuing the M.Sc. degree with the Department of Electrical Engineering, University of Malaya, Kuala Lumpur. His main research interest includes ultra-low voltage analog circuit techniques, RF oscillators, and CMOS analog integrated circuits design.



**HARIKRISHNAN RAMIAH** (Senior Member, IEEE) received the B.Eng. (Hons), M.Sc., and Ph.D. degrees in electrical and electronic engineering, in the field of analog and digital IC design, from the Universiti Sains Malaysia, Penang, Malaysia, in 2000, 2003, and 2008, respectively.

In 2002, he was with Intel Technology, Sdn. Bhd, Penang, performing high-frequency signal integrity analysis. In 2003, he was with SiresLabs Sdn. Bhd, Cyberjaya. He is currently a Professor with the Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia, working in the area of RF integrated circuit (RFIC) and RF energy harvesting circuit design. He is currently the Director of the Center of Research Industry 4.0 (CRI 4.0), University of Malaya. He has authored or coauthored several articles in technical publications. His main research interests include analog-integrated circuit design, RFIC design, VLSI system design, and radio frequency energy harvesting power management module design.

Prof. Ramiah is a member of the Institute of Electronics, Information, and Communication Engineers. He was a recipient of the Intel Fellowship Grant Award from 2000 to 2008. He had received a continuous international research funding in recognition of his work, from 2014 to 2021, such as the Motorola Foundation Grant. He is a Chartered Engineer of the Institute of Electrical Technology and a Professional Engineer registered under the Board of Engineers Malaysia.



**KA-MENG LEI** (Member, IEEE) received the B.Sc. degree in EEE from the Honours College, University of Macau, Macau, in 2012, and the Ph.D. degree in ECE from the State-Key Laboratory of Analog and Mixed-Signal VLSI, Faculty of Science and Technology, University of Macau, in 2016.

He was a Postdoctoral Fellow at Harvard University, from 2017 to 2019, where he was involved in developing the high-resolution portable nuclear magnetic resonance (NMR) spectrometer. He has been working as an Assistant Professor at the University of Macau, since 2019. He has published over 20 refereed articles. He coauthored one book *Handheld Total Chemical and Biological Analysis Systems: Bridging NMR, Digital Microfluidics, and Semiconductors* (Springer 2018) and one book chapter *Micro-NMR on CMOS for Biomolecular Sensing* (Springer 2018). His current research interests include ultralow voltage analog circuit techniques, sensors and analog front-end interfaces, and high-resolution portable NMR platform.

Dr. Lei is a TPC Member of the ICTA 2021 and 2022. He (co-)received the Chipidea Microelectronics Prize 2012 (undergraduate) and 2017 (postgraduate); the Best Paper Award in ASQED 2013; the Student/Young Researcher Grant from The Chemical and Biological Microsystems Society 2015; the Distinguished Design Award in IEEE A-SSCC 2015; the Silkroad Award in ISSCC 2016; the FDCT Macao Science and Technology Award for Postgraduates 2016 (Ph.D. level); the 2016 Young Researcher Award from Instituto Internacional de Macau; and the IEEE SCS Pre-doctoral Achievement Award 2017. He was an Organizing Committee of IEEE Asian Solid-State Circuits Conference 2019. He is an AE of the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS. He is also serving as the IEEE SCS Young Professionals Committee Member, Coordinating the Webinars for Young Excellence Program.



**CHEE CHEOW LIM** was born in Kuala Lumpur, Malaysia. He received the B.Eng. degree (Hons) in electrical and electronic engineering from the Asia Pacific University of Technology and Innovation (APU), Malaysia, in 2014, and the Ph.D. degree in electrical engineering from the University of Malaya (UM), Malaysia, in 2019.

From 2021 to 2022, he was an Analog Engineer at Intel Corporation. He is currently a Lecturer at the APU. His research interests include CMOS RF integrated circuits and systems with specialization in RF oscillators, and modeling and characterization of passive inductors/transformers.

Dr. Lim received the Best Undergraduate Final Year Project Award in 2014, the IEEE ISSCC 2018 Student Travel Grant Award, and the IEEE SCS Predoctoral Achievement Award during 2018–2019.



**NAI SHYAN LAI** received the B.Eng. degree (Hons) in electrical engineering and the Ph.D. degree in the field of silicon-based nano-electronics and radiation detectors from the University of New South Wales, in 2007 and 2012, respectively. He is currently an Associate Professor at the School of Engineering, Asia Pacific University of Technology and Innovation, working in the area of micro- and nano-electronics. Since 2009, he has published most of his research work

in the IEEE TRANSACTIONS, American Institute of Physics, American Physical Society, and Nature Group journals. His main research interests include semiconductor micro- and nano-fabrication, quantum dot devices, cryogenic temperature measurements, single electron transistors, quantum computation, and silicon microdosimeters.



**PUI-IN MAK** (Fellow, IEEE) received the Ph.D. degree from the University of Macau (UM), Macau, in 2006.

He is currently a Professor at UM Faculty of Science and Technology—ECE, and an Interim Director of the UM State Key Laboratory of Analog and Mixed-Signal VLSI and the Deputy Director (Research) at the UM Institute of Microelectronics. His research interests include analog and radio-frequency (RF) circuits and systems for

wireless and multidisciplinary innovations.

Prof. Mak is a fellow of the Institution of Engineering and Technology (IET) and the U.K. Royal Society of Chemistry (RSC). He (co)-received the RFIC Best Student Paper Award 2021, the DAC/ISSCC Student Paper Award 2005, the CASS Outstanding Young Author Award 2010, the National Scientific and Technological Progress Award 2011, the Best Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (2012–2013), the A-SSCC Distinguished Design Award 2015, and the ISSCC Silkroad Award 2016. In 2005, he was decorated with the Honorary Title of Value by the Macau Government. He is/was the TPC Vice Co-Chair of ASP-DAC (2016) and a TPC Member of A-SSCC (2013–2016), ESSCIRC (2016–2017), and ISSCC (2017–2019). He was the Chairperson of the Distinguished Lecturer Program of IEEE Circuits and Systems Society (2018–2019). He was inducted as an Overseas Expert of the Chinese Academy of Sciences, since 2018. His involvements with IEEE are: an Editorial Board Member of IEEE Press (2014–2016); a Member of Board-of-Governors of the IEEE Circuits and Systems Society (2009–2011); a Senior Editor of the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2014–2015); and an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018), the IEEE SOLID-STATE CIRCUITS LETTERS (2017), the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS (2010–2011 and 2014–2015), and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (2010–2013). He is/was a Distinguished Lecturer of IEEE Circuits and Systems Society (2014–2015) and the IEEE Solid-State Circuits Society (2017–2018).



**RUI P. MARTINS** (Fellow, IEEE) was born in April 1957. He received the bachelor's, master's, and Ph.D. degrees in electrical engineering and computers from the Department of Electrical and Computer Engineering (DECE), Instituto Superior Técnico (IST), University of Lisbon, Portugal, in 1980, 1985, and 1992, respectively.

He has been with the DECE/IST, University of Lisbon, since October 1980. Since October 1992, he has been on leave from the University of Lisbon

and with the DECE, Faculty of Science and Technology (FST), University of Macau (UM), Macau, where he has been a Chair Professor, since August 2013. In FST, he was the Dean (1994–1997), and has been the UM's Vice-Rector, since September 1997. From September 2008 to August 2018, he was the Vice-Rector (Research) and from September 2018 to August 2023, he was the Vice-Rector (Global Affairs). He received the Habilitation for Full Professor of electrical engineering and computers with the DECE, IST, University of Lisbon, in 2001. He created in 2003 the Analog and Mixed-Signal VLSI Research Laboratory, UM, elevated in January 2011 to the State Key Laboratory (SKLAB), China (the 1st in Engineering in Macau), being its Founding Director. He was the Founding Chair of UMTEC (UM company), from January 2009 to March 2019, supporting the incubation and creation in 2018 of Digifluidic, the first UM Spin-Off, whose CEO is a SKLAB Ph.D. graduate. He was also the Co-Founder of Chipidea Microelectronics (Macau) (later Synopsys-Macau, and now Akrostar, where the CEO is one of his Ph.D. graduates) during 2001–2002. Within the scope of his teaching and research activities, he has taught 21 bachelor's and master's courses and, in UM, has supervised (or co-supervised) 47 theses, Ph.D. (26) and master's (21). He authored or coauthored nine books and 12 book chapters; 49 patents, USA (39), Taiwan (three), and China (seven); 675 papers, in scientific journals (289) and in conference proceedings (386); as well as other 70 academic works, in a total of 815 publications.

Prof. Martins is a member of the Advisory Board of the *Journal of Semiconductors* of the Chinese Institute of Electronics (CIE), Institute of Semiconductors, Chinese Academy of Sciences, since January 2021, and a fellow of the Asia-Pacific Artificial Intelligent Association, since October 2021. He was the Founding Chair of IEEE Macau Section (2003–2005) and the IEEE Macau Joint-Chapter on Circuits and Systems (CAS)/Communications (COM) (2005–2008) 2009 World Chapter of the Year of IEEE CAS Society (CASS), the General Chair of the IEEE Asia-Pacific Conference on CAS (APCCAS 2008), the Vice-President (VP) Region 10 (Asia, Australia, and Pacific) (2009–2011), and the VP-World Regional Activities and Membership of IEEE CASS (2012–2013). He was an Associate-Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (2010–2013), nominated Best Associate Editor (2012–2013). He was also a member of the IEEE CASS Fellow Evaluation Committee (2013, 2014, and 2018–Chair, and 2019, 2021, and 2022–Vice-Chair); the IEEE Nominating Committee of Division I Director (CASS/EDS/SSCS) (2014); and IEEE CASS Nominations Committee (2016–2017). In addition, he was the General Chair of the ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC 2016), receiving the IEEE Council on Electronic Design Automation (CEDA) Outstanding Service Award in 2016, and also the General Chair of the IEEE Asian Solid-State Circuits Conference (A-SSCC 2019). He was the Vice-President (2005–2014), President (2014–2017), and now again the Vice-President (2021–2024) of the Association of Portuguese Speaking Universities (AULP), and received three Macau Government Decorations: the Medal of Professional Merit (Portuguese-1999); the Honorary Title of Value (Chinese-2001), and the Medal of Merit in Education (Chinese-2021). In July 2010, he was elected, unanimately, as a Corresponding Member of the Lisbon Academy of Sciences, being the only Portuguese Academician working and living in Asia.

• • •