

Received April 13, 2022, accepted May 9, 2022, date of publication May 17, 2022, date of current version May 26, 2022.

Digital Object Identifier 10.1109/ACCESS.2022.3175885

# A Wideband Multilevel Reconfigurable Class E/F<sub>23</sub> Power Amplifier With a Band-Selecting Tracking Reactance Compensation Automatic Calibration Algorithm

REZA E. RAD<sup>1,2</sup>, YASSER M. QARAGOEZ<sup>1</sup>, SUNGJIN KIM<sup>1,2</sup>, ARASH HEJAZI<sup>1,2</sup>,  
DONG GYU KIM<sup>1</sup>, DANIAL KHAN<sup>1</sup>, IMRAN ALI<sup>1</sup>, BEHNAM S. RIKAN<sup>1,2</sup>,  
SANG-SUN YOO<sup>2,3</sup>, YOUNGGUN PU<sup>1,2</sup>, (Member, IEEE),  
KEUM CHEOL HWANG<sup>1</sup>, (Senior Member, IEEE),  
YOUNGOO YANG<sup>1</sup>, (Senior Member, IEEE),  
AND KANG-YOON LEE<sup>1,2</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, South Korea

<sup>2</sup>SKAIChips Company Ltd., Suwon 305-701, South Korea

<sup>3</sup>Department of Smart Automotive Engineering, Pyeongtaek University, Pyeongtaek 17869, South Korea

Corresponding author: Kang-Yoon Lee (klee@skku.edu)

**ABSTRACT** This paper presents a wide-band multi-level switched mode class-E/F<sub>23</sub> Power Amplifier (PA) with a reconfigurable power stage core transistor and a load with reconfigurable reactance compensation part. An Automatic Calibration Scheme (ACS) is proposed to perform the core and load reconfiguration based on a proposed algorithm. The PA is formed by a class-D driver amplifier, the switched mode cascaded reconfigurable power stage, the reconfigurable class-E/F<sub>23</sub> load, the ACS and its algorithm, and the matching network at the end of the load before the antenna. The proposed PA is implemented using a 130 nm CMOS technology. The wideband PA operates in the frequency range from 470 MHz to 690 MHz for a TV White Space (TVWS) application with 220 MHz bandwidth. Even though reaching a high maximum Power Added Efficiency (PAE<sub>max</sub>) for the design with low output powers is challenging a PAE<sub>max</sub> of 32% for a 10 dBm output power level from a low supply voltage of 2.2 V. The proposed ACS provides an output power with a flatness around 0.6 dB which shows 57% improvement in compare with the structure without the ACS. The PA achieved a selectable multi-level output power from 10 dBm to 14 dBm over the 220 MHz bandwidth.

**INDEX TERMS** Class-E/F<sub>23</sub>, CMOS power amplifier, TV white space (TVWS), wideband, switching amplifier, wireless communications, radio-frequency (RF) circuits.

## I. INTRODUCTION

In the application of digital TVs, the spectrum of TV White Space (TVWS) that is from 470 MHz to 790 MHz, is significantly used. These spectrums can be utilized for new wireless applications, allowing for more spectrum exploitation [1]. Also, a significant portion of power consumption in modern

The associate editor coordinating the review of this manuscript and approving it for publication was Vittorio Camarchia<sup>1</sup>.

communication systems is consumed in power amplifiers which is the critical concern for mobile applications. In order to achieve broadband performance, optimization of the fundamental and harmonic frequency impedances is essential. In switching amplifiers, the nonlinear shunt capacitance of the power transistor can affect the output impedance of it [2], [3]. Besides, it remains a challenge in broadband PA design to provide a desired output impedance in a wide frequency range.




FIGURE 1. Simplified block diagram of PA with ACS.




FIGURE 2. The proposed core for the reconfigurable PA.

Various methods are developed, including transformer-based tuning, a varactor based tunable matching network [4]–[6], and using parallel input/output matching network [7]. However, these techniques use a large chip area and do not guarantee a constant power over a wide frequency range. Furthermore, high peak current and voltages in power amplifiers have a serious effect on the functionality of the circuits [7], [8]. High peak voltage have a damaging effect on the reliability of the circuit. To reduce the peak voltage factor and increasing the safe operating boundaries, stacked transistors [9] and inverse class-F load network [10], [11] are used.

In this paper an Automatic Calibration Scheme (ACS) is proposed and implemented to form an automatic calibration unit and providing a relatively less variation for the output power over the 220 MHz band. In addition to optimize the peak efficiency a class E/F<sub>23</sub> is proposed that: 1) Causes the harmonic optimization to minimize I/V overlap and reducing the conduction loss for the peak operation and 2) facilitating square switching waveform which results in a lower loss of high-frequency clock routing. The contribution of the proposed PA is its operation by the reconfigurable PA switching-core and the proposed reactance tracking load transfer network (LTN) through the ACS by the switch capacitor C<sub>p</sub>, to provide the optimum operation for every selected band through the digital controller for the algorithm.

## II. PROPOSED POWER AMPLIFIER

Fig. 1 shows the top block-diagram of the proposed PA which is formed by a class-D driver stage, a reconfigurable switching power amplifier core as the power stage which is controlled through the digital controller, a feedback path through the Peak Detector (PD) which tracks the amplitude of the output signal, an error amplifier to compare the output of the PD with a reference voltage (V<sub>REF</sub>) that is also adjustable digitally, the digital controller which operates based on a proposed calibration algorithm which reconfigures both the power stage cores and the shunt switch capacitor part, and the LTN that is implemented to tune the fundamental and the harmonics. The calibration acts as an optimum power finder when the frequency of the channel changes or the uncertainty that happens due to process, voltage and temperature (PVT) variations. An ideal Class-E amplifier requires the load impedance Z<sub>L</sub> at the fundamental frequency and an




FIGURE 3. Schematic of the load switch-capacitor.

open circuit at harmonic frequencies which requires a large value load resistance for a low-power PA [12], [13].

Fig. 2 shows the proposed schematic for the driver stage and the reconfigurable power stage with the reconfigurable load capacitances. The driver stage is formed by a self-biased class-D inverter amplifier driving the power stage with a low power consumption and low loading effect on the stage before the PA.

The reconfigurable power stage core, is a switching power amplifier with a reconfigurable cascode transistor that is formed by 36 cores, controlled by the digital controller automatically based on the ACS’s algorithm. Eventually, the reconfigurable load capacitance is placed at the shared drains of the cascode transistors of M6. The switch capacitor, shown in Fig. 3, is controlled by 16 control bit and with a fixed unit capacitor value.

## III. AUTOMATIC CALIBRATION SCHEME

One of the issues of a wide-band operation is the large power variations that degrades the power flatness and introduces an inconsistent operation over the band. In this paper an ACS is proposed to sustain a flat output power over the band.

For implementing ACS, the algorithm is developed based on the relationship between output power (P<sub>out</sub>) and peak amplitude of drain voltage. The ACS consists of a Peak Detector, comparator amplifier, and the proposed ACS algorithm which is implemented in digital controller. By selecting any particular frequency channel, PA Core, S<sub>C</sub>, and V<sub>PD</sub> parameters are initialized with their default values. Fig. 4, shows the proposed ACS control algorithm. V<sub>PD</sub>, PA Core and S<sub>C</sub> are the parameters that are tuned by the control based on the ACS algorithm. The ACS, after an exhaustive iteration of parameters of the algorithm in three loops and finding optimized core and capacitor values, configures PA parameter values based on the maximum number of optimum events in each scenario. Therefore, the controller based on the




FIGURE 4. The proposed algorithm for the ACS.




FIGURE 5. Voltage waveforms for tuning of peaking capacitor CP (CP,2 > CP,1).

proposed algorithm, performs the optimum power stage core reconfiguration and tracking the best reactance compensation for the load through the parallel capacitor.

Based on the proposed algorithm in Fig. 4, the operation starts by selecting the frequency channel. Therefore, in the rest of the power tuning process, the selected center frequency will be the target to provide the maximum power and efficiency. Then, the algorithm starts with an initial predefined core, SC C<sub>p</sub>. Rest of the operation is performed by sensing the output power and changing the parameters. Fig. 5 and Fig. 6 show the current and voltage waveform samples when various values of C<sub>p</sub> that by inverse Class-F tuning, the peak voltage and the RMS current of the PA reduces. It also improves the tolerance to drain capacitance that allows use of larger devices for reducing on-resistance. This tuning is performed based on the algorithm and the implemented feedback path from the output.

#### IV. LOAD TRANSFER NETWORK WITH CLASS-E/F<sub>23</sub> IMPEDANCE TUNING

The proposed class-E/F<sub>23</sub> load with the matching network is shown in Fig. 7. It is shown that a reactance compensation is




FIGURE 6. Current waveforms for tuning of peaking capacitor CP (CP,2 > CP,1).




FIGURE 7. The proposed load transfer network for the PA.

formed by the load inductor, L<sub>p</sub>, and the parallel capacitor, C<sub>p</sub> as the shunt resonant circuit with L<sub>2</sub>C<sub>2</sub> and L<sub>0</sub>C<sub>0</sub> as the series resonant circuits. Based on the reactance compensation theory [14], the reactance of the resonant circuits changes when frequency changes, this change is with a positive slope at the resonant frequency ( $\omega_0$ ) for the series circuits and negative for the shunt circuits.

Therefore, by choosing the circuit elements, a constant load angle over a very wide frequency bandwidth, can be provided. Additionally, the capacitance value of the shunt resonant circuit, C<sub>p</sub>, is reconfigurable by the ACS. This provides a unique aspect to provide a wider bandwidth with an acceptable power flatness. The proposed transformer load with the parallel inductor and capacitor and fundamental and harmonic filters, an L type matching network, and bonding wire, gives a high inductive impedance and short circuit at second harmonic and third harmonic, respectively. C<sub>p</sub> comprises of transistor intrinsic capacitance and S<sub>c</sub>.

By controlling the parallel capacitor value, an inductive impedance at the fundamental and second harmonic with a short third harmonic is provided, satisfying Class-E/F<sub>23</sub> operation [10], [15] for the desired frequency range. Therefore, the proposed load transfer network in combination with the reconfigurable power cores and the load capacitances optimizes an optimum operation to achieve a high efficiency while the output power and the power supply voltage are




FIGURE 8. Voltage and current waveforms of PA.

limited that are restricting parameters in terms of achieving a higher efficiency.

By considering the power stage as an ideal switch and when switch is on for the first half-cycle, the voltage and current of C<sub>P</sub> are as follow:

$$v(\omega t) = V_{DD} - v_{L_P}(\omega t) = 0$$

$$i_C(\omega t) = \omega C(dv(\omega t)/d(\omega t)V_{DD} - v_{L_P}(\omega t)) = 0$$

therefore:

$$i(\omega t) = i_{L_P}(\omega t) + i_{L_2}(\omega t) + i_{C_2}(\omega t)$$

$$= \frac{V_{DD}}{\omega L_P} \omega t + \frac{V_{DD} - v_{L_P}(\omega t) - v_{L_3}(\omega t) - V_{C3}}{\omega L_2} \omega t$$

$$+ C_2 \frac{d(V_{DD} - v_{L_P}(\omega t) - v_{L_3}(\omega t) - V_{C3})}{dt} \quad (1)$$

During the second half-cycle when the switch is off and  $i(\omega t)$  is zero, for C<sub>P</sub> capacitance current:

$$i_{C_P}(\omega t) = i_{L_P}(\omega t) + i_{L_2}(\omega t) + i_{C_2}(\omega t)$$

$$\omega C \frac{dv(\omega t)}{d(\omega t)}$$

$$= \frac{1}{\omega L_P} \int_{\pi}^{\omega t} [V_{DD} - v(\omega t)] d(\omega t)$$

$$+ \frac{1}{\omega L_2} \int_{\pi}^{\omega t} \left[ \frac{V_{DD} - v(\omega t) - v_{L_P}(\omega t) - v_{L_3}(\omega t)}{-V_{C3}} \right] d(\omega t)$$

$$+ C_2 \frac{d(V_{DD} - v(\omega t) - v_{L_P}(\omega t) - v_{L_3}(\omega t) - V_{C3})}{dt} \quad (2)$$

Therefore, when the switch is off the current of the power core is zero and voltages reaches to its maximum level and when the switch is on the current reaches to its peak while voltage is zero. Like the idealized analysis, the real voltage and current of the power core follow this behavior which results in a higher efficiency even though the target output power level is not much high. Fig. 8 shows the voltage and current waveforms of the power core. The current wave is known as a deeply bifurcated current pulses which results in a higher efficiency while the power level is limited.

Finally, the proposed LTN with a fundamental matching and harmonics compensations provides an optimum




FIGURE 9. The chip-micrograph of the PA.




FIGURE 10. Output Power and PAE over the bandwidth.

load impedance before the matching network and the 50Ω antenna. The matching network transfers the optimum load impedance to the 50Ω antenna impedance.

## V. EXPERIMENTAL RESULTS

Fig. 9 shows the chip micrograph of the proposed PA that is fabricated in a 130 nm CMOS technology. The area occupation of the PA is kept compact in a 0.4 mm<sup>2</sup>. Experiments at the output of the PA shows an output reflection coefficient less than -10 dB over the desired frequency range.

The first measurement scenario is to do not use the automatic calibration mechanism. Therefore, for a fixed power stage by using a 2.2 V supply voltage, a 10 dBm output power is achieved as it is shown in Fig. 10. Also, the power variation over the bandwidth is less than 1 dB over the bandwidth. A maximum Power Added Efficiency (PAE<sub>max</sub>) of 31.7% is achieved which is due to the switched mode operation of the power core as the performed analysis showed a class E voltage and current waveforms. Fig. 11, shows the spectrum of the PA at 472 MHz and 679 MHz, which illustrates the harmonics less than -30 dBm in terms of the linearity of the PA. By a 2.2 V supply voltage.

To perform a measurement using the proposed ACS, a target power must be defined through the digital controller which has implemented the algorithm. Therefore, by defining 12 dBm and 14 dBm target powers the measurement is performed as shown in Fig. 12. Consequently, the superiority of the proposed method is unveiled when by using the automatic calibration, the output power variations is reduced




FIGURE 11. The output spectrum of the PA at 472 MHz and 679 MHz including the fundamentals and harmonics.




FIGURE 12. The measured output power for ACS output power targets.




FIGURE 13. Output power and PAE versus input power when 10dBm is targeted by the ACS.

from 1.4 dB of the operation without ACS, to less than 0.6 dB by the ACS. In the ACS, by adjusting the cell size of the power stage and switch capacitor the power is kept close to the desired value. Fig. 13 illustrates the output power and PAE versus the input power for the targeted 10 dBm output power by the ACS.

Table 1 summarizes the performance of the proposed power amplifier and compares it with those of the reported works. For comparing the performance, the following figure-of-merit (FOM) is used [7]:

The comparison table reflects the superiority of the work in term of the compactness of the occupied area. Based on the mentioned merits in equations (3) and (4), the proposed

TABLE 1. Performance comparison table.

Parameters	[4]	[6]	[7]	This Work
Frequency (GHz)	0.7-1.2	2.4	1.8-2.74	0.47-0.69
CMOS Process	0.13 $\mu$ m	0.18 $\mu$ m	0.09 $\mu$ m	0.13 $\mu$ m
Class	F	F	E	E/F <sub>23</sub>
Configuration	Fixed	Fixed	Fixed	ACS
Power (dBm)	24.6	19.2	28.7	10
Peak PAE (%)	48.3	26	48	31.7
Area (mm <sup>2</sup> )	2.25	2.56	1.2	0.4
FOM <sub>1</sub>	34.91	22.48	87.6	122
FOM <sub>2</sub>	18.37	NA	36.26	46.6

design with its specs is reflecting a high performance. The proposed PA with a lower maximum power target and supplied by a lower supply voltage level has a lower PAE in compare with the similar works with a higher maximum target power. Despite of this comparison the achieved PAE for a 10 dB power target is provided by the proposed LTN and the switching core and is a high PAE by itself.

VI. CONCLUSION

A CMOS multi-level PA using drain impedance peaking was proposed for improving the efficiency and delivering a constant output power over wide frequency band for TVWS applications. The PA is implemented in a 130-nm CMOS technology process using an area of 0.4 mm<sup>2</sup>. A peak PAE of 31.7% for the fixed configuration without ACS and a 10 dBm output with 1 dB variation with a supply voltage of 2.2 V, is measured. The operation of the PA by ACS provided a multi-level output power with a high flatness of the power-by-power core reconfiguration and tracking reactance compensation based on the proposed ACS algorithm. The proposed algorithm provides an automatic power level solution that adjust the loud reactance compensation and core of the power stage targeting a desired power level. Two experiments are done and the measurement results in both cases show that the output variations are improved from 1.4 dB of the operation without ACS to 0.6 dB when operation involves the ACS.

ACKNOWLEDGMENT

This paper was supported by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government (MOTIE) (P0012451, The Competency Development Program for Industry Specialist).

REFERENCES

- [1] R. A. Elliot, M. A. Enderwitz, K. Thompson, L. H. Crockett, S. Weiss, and R. W. Stewart, "Wideband TV white space transceiver design and implementation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 1, pp. 24–28, Jan. 2016, doi: 10.1109/TCSII.2015.2456272.
- [2] H. Sekiya, N. Sagawa, and M. K. Kazimierzczuk, "Analysis of class-DE amplifier with linear and nonlinear shunt capacitances at 25% duty ratio," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2334–2342, Sep. 2010, doi: 10.1109/TCSI.2010.2043013.
- [3] A. Sheikhi, M. Hayati, and A. Grebennikov, "A design methodology of class-E/F<sub>3</sub> power amplifier considering linear external and nonlinear drain-source capacitance," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 2, pp. 548–554, Feb. 2017, doi: 10.1109/TMTT.2016.2635658.

- [4] K. K. Sessou and N. M. Neihart, "An integrated 700–1200-MHz class-F PA with tunable harmonic terminations in 0.13- $\mu\text{m}$  CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1315–1323, Feb. 2015, doi: [10.1109/TMTT.2015.2403843](https://doi.org/10.1109/TMTT.2015.2403843).
- [5] K. Ma, T. B. Kumar, and K. S. Yeo, "A reconfigurable K-/Ka-band power amplifier with high PAE in 0.18- $\mu\text{m}$  SiGe BiCMOS for multi-band applications," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 12, pp. 4395–4405, Nov. 2015, doi: [10.1109/TMTT.2015.2495129](https://doi.org/10.1109/TMTT.2015.2495129).
- [6] M. Gilasgar, A. Barlabe, and L. Pradell, "A 2.4 GHz CMOS class-F power amplifier with reconfigurable load-impedance matching," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 1, pp. 31–42, Jan. 2019, doi: [10.1109/TCSI.2018.2851608](https://doi.org/10.1109/TCSI.2018.2851608).
- [7] M. D. Wei, D. Kalim, D. Erguvan, S. F. Chang, and R. Negra, "Investigation of wideband load transformation networks for class-E switching-mode power amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 6, PART 2, pp. 1916–1927, Jun. 2012, doi: [10.1109/TMTT.2012.2191304](https://doi.org/10.1109/TMTT.2012.2191304).
- [8] J. Liang and W.-H. Liao, "Steady-state simulation and optimization of Class-E power amplifiers with extended impedance method," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 6, pp. 1433–1445, Jun. 2011, doi: [10.1109/TCSI.2010.2097671](https://doi.org/10.1109/TCSI.2010.2097671).
- [9] A. Mazzanti, L. Larcher, R. Brama, and F. Svelto, "Analysis of reliability and power efficiency in cascode class-E PAs," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1222–1229, May 2006, doi: [10.1109/JSSC.2006.872734](https://doi.org/10.1109/JSSC.2006.872734).
- [10] S. D. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, "The class-E/F family of ZVS switching amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 51, no. 6, pp. 1677–1690, Jun. 2003, doi: [10.1109/TMTT.2003.812564](https://doi.org/10.1109/TMTT.2003.812564).
- [11] F. You, S. Member, S. He, X. Tang, and X. Deng, "High-efficiency single-ended class-E/F<sub>2</sub> power," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 1, pp. 32–40, Nov. 2010.
- [12] N. O. Sokal and A. D. Sokal, "Class E-A new class of high-efficiency tuned single-ended switching power amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-10, no. 3, pp. 168–176, Jun. 1975, doi: [10.1109/JSSC.1975.1050582](https://doi.org/10.1109/JSSC.1975.1050582).
- [13] F. Raab, "Idealized operation of the class E tuned power amplifier," *IEEE Trans. Circuits Syst.*, vol. CS-24, no. 12, pp. 725–735, Dec. 1977, doi: [10.1109/TCS.1977.1084296](https://doi.org/10.1109/TCS.1977.1084296).
- [14] N. Kumar, C. Prakash, A. Grebennikov, and A. Mediano, "High-efficiency broadband parallel-circuit class E RF power amplifier with reactance-compensation technique," *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 3, pp. 604–612, Mar. 2008, doi: [10.1109/TMTT.2008.916906](https://doi.org/10.1109/TMTT.2008.916906).
- [15] M. Babaie, F.-W. Kuo, H.-N.-R. Chen, L.-C. Cho, C.-P. Jou, F.-L. Hsueh, M. Shahmohammadi, and R. B. Staszewski, "A fully integrated Bluetooth low-energy transmitter in 28 nm CMOS with 36% system efficiency at 3 dBm," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1547–1565, Jul. 2016, doi: [10.1109/JSSC.2016.2551738](https://doi.org/10.1109/JSSC.2016.2551738).
- [16] A. S. Porret, T. Melly, D. Python, C. C. Enz, and E. A. Vittoz, "An ultralow-power UHF transceiver integrated in a standard digital CMOS process: Architecture and receiver," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 452–466, Mar. 2001, doi: [10.1109/4.910484](https://doi.org/10.1109/4.910484).
- [17] M. Silva-Pereira and J. Caldas Vaz, "A single-ended modified class-E PA with HD2 rejection for low-power RF applications," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 1, pp. 22–25, Jan. 2018, doi: [10.1109/LSSC.2018.2803450](https://doi.org/10.1109/LSSC.2018.2803450).



**YASSER M. QARAGOEZ** received the B.Sc. degree in electrical engineering from the University of Urmia, Azerbaijan, Iran, in 2012, and the M.Sc. degree in electrical engineering from the University of Tehran, Tehran, Iran, in 2015. He is currently pursuing the Ph.D. degree in electrical engineering with the IC Laboratory, Sungkyunkwan University, Suwon, South Korea. His current research interests include class D power amplifiers and RF switches.



**SUNGJIN KIM** received the B.S. degree from the Department of Electronic Engineering, Inje University, Kimheo, South Korea, in 2014. He is currently pursuing the combined M.S. and Ph.D. degree with the School of Information and Communication Engineering, Sungkyunkwan University. His research interests include CMOS RF transceiver and wireless power transfer systems.



**ARASH HEJAZI** was born in Iran, in 1989. He received the Ph.D. degree in electrical and electronics engineering from Sungkyunkwan University (SKKU), South Korea, in 2021. Since 2020, he has been working as a Principal Engineer at SKAIChips Company, South Korea. His research interests include design of radio frequency and millimeter-wave frequency synthesizers, phase-locked loops (PLLs), radio frequency antenna switches and low-noise amplifiers for mobile communication systems, and time-to-digital converters for time-of-flight applications.



**DONG GYU KIM** received the B.S. degree from the Department of Electronic Engineering, Sungkyunkwan University, Suwon, South Korea, in 2017, where he is currently pursuing the combined M.S. and Ph.D. degree with the School of Information and Communication Engineering. His research interests include CMOS RF transceiver and wireless power transfer systems.



**REZA E. RAD** was born in Qazvin, Iran, in 1984. He received the B.S. and M.S. degrees in electronics engineering from Azad University (QIAU), Qazvin, in 2009 and 2016, respectively, and the Ph.D. degree from Sungkyunkwan University, South Korea, in February 2022. He is currently working at SKAIChips Company, South Korea, as an RF IC Senior Engineer. His current career in design, research, and management are concentrated on the RF transceivers and the WPT transmitters. His research interests include linear RF front-end circuits, including LNAs, RF-switches for ASM applications, and power amplifiers, including WPT PAs and mobile communication PAs.



**DANIAL KHAN** received the B.S. degree in electrical and engineering from the University of Engineering and Technology, Peshawar, Pakistan, in 2011. He is currently pursuing the combined M.S. and Ph.D. degree in electrical and computer engineering with the College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea. His research interests include RF energy harvesting systems, wireless power transfer (WPT) systems, and power management ICs designs.



**IMRAN ALI** received the B.S. and M.S. degrees in electrical engineering from the University of Engineering and Technology (UET), Taxila, Pakistan, in 2008 and 2014, respectively, and the Ph.D. degree in electronic and electrical engineering from Sungkyunkwan University, South Korea, in 2020. From 2008 to 2015, he was with Horizon Tech Services, Islamabad, Pakistan, where he was a Senior Engineer with the Product Development Division and worked on the design and development of hardware-based crypto/non-crypto systems. He is currently a Postdoctoral Research Associate with the College of Information and Communication Engineering, Sungkyunkwan University. His research interests include digital system design, digital controllers, digital calibration algorithms, artificial intelligence, and analog/digital mixed signal integrated circuits.



**BEHNAM S. RIKAN** received the Ph.D. degree in electronic engineering from the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea, in 2017. He is the Former Postdoctoral Researcher with the University of Oslo and a Senior Analog Design Engineer at Sony Nordic, Oslo, Norway. He is currently a Research Professor at Sungkyunkwan University and a Senior ASIC Designer at SKAIChips, Suwon. His research interests include analog to digital converters, analog and RF front-end CMOS circuit design, CMOS image sensors, and sequential 3D IC design.



**SANG-SUN YOO** received the B.S. degree from Dongguk University, Seoul, South Korea, in 2004, and the M.S./Ph.D. degree from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, in 2012. He worked with the System LSI Division, Samsung Electronics, from 2012 to 2015, where he focused on ADPLL for 3/4G mobile applications, as a Senior Design Engineer. From 2015 to 2016, he was a Research Assistant Professor with the KAIST and Sungkyunkwan University. Since 2017, he has been with the Department of Smart Automobile, Pyeongtaek University, where he is currently an Assistant Professor. His research interests include RF systems for mobile communications, reconfigurable RFICs, automotive ICs, ADPLL, RFID, and sensor communications.



**YOUNGGUN PU** (Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the Department of Electronic Engineering, Konkuk University, Seoul, South Korea, in 2006, 2008, and 2012, respectively. From 2012 to 2013, he worked as a Senior Engineer with the Modem RF Laboratory, DMC Research and Development Center, Samsung Electronics, South Korea. From 2013 to 2019, he worked as a Senior Engineer at WDT/Hivics, South Korea. He is currently a Research Professor at Sungkyunkwan University. His research interests include high-speed interface, CMOS fully integrated frequency synthesizers, oscillators, and RF transceivers.



**KEUM CHEOL HWANG** (Senior Member, IEEE) received the B.S. degree in electronics engineering from Pusan National University, Busan, South Korea, in 2001, and the M.S. and Ph.D. degrees in electrical and electronic engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2003 and 2006, respectively. From 2006 to 2008, he was a Senior Research Engineer at Samsung Thales, Yongin, South Korea, where he was involved with the development of various antennas, including multiband fractal antennas for communication systems and Cassegrain reflector antenna and slotted waveguide arrays for tracking radars. He was an Associate Professor with the Division of Electronics and Electrical Engineering, Dongguk University, Seoul, South Korea, from 2008 to 2014. In 2015, he joined the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently an Associate Professor. His research interests include advanced electromagnetic scattering and radiation theory and applications, design of multi-band/broadband antennas and radar antennas, and optimization algorithms for electro-magnetic applications. He is a Life Member of the KIEES and a member of the IEICE.



**YOUNGOO YANG** (Senior Member, IEEE) was born in Hamyang, South Korea, in 1969. He received the Ph.D. degree in electrical and electronic engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2002. From 2002 to 2005, he was with Skyworks Solutions Inc., Newbury Park, CA, USA, where he designed power amplifiers for various cellular handsets. Since March 2005, he has been with the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently an Associate Professor. His research interests include power amplifier design, RF transmitters, RFIC design, integrated circuit design for RFID/USN systems, and modeling of high-power amplifiers or devices.



**KANG-YOON LEE** (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2005, he was with GCT Semiconductor Inc., San Jose, CA, USA, where he was a Manager of the Analog Division and worked on the design of CMOS frequency synthesizer for CDMA/PCS/PDC and single-chip CMOS RF chip sets for W-CDMA, WLAN, and PHS. From 2005 to 2011, he was an Associate Professor with the Department of Electronics Engineering, Konkuk University. Since 2012, he has been with the College of Information and Communication Engineering, Sungkyunkwan University, where he is currently a Professor. His research interests include implementation of power integrated circuits, CMOS RF transceiver, analog integrated circuits, and analog/digital mixed-mode VLSI system design.

...