

Received March 16, 2022, accepted April 3, 2022, date of publication April 12, 2022, date of current version April 21, 2022. *Digital Object Identifier* 10.1109/ACCESS.2022.3166934

# Device Design Guidelines of 3-nm Node Complementary FET (CFET) in Perspective of Electrothermal Characteristics

SEUNG-GEUN JUNG<sup>(D)</sup>, (Graduate Student Member, IEEE), DONGWON JANG<sup>(D)</sup>, SEONG-JI MIN, EUYJIN PARK<sup>(D)</sup>, (Graduate Student Member, IEEE), AND HYUN-YONG YU<sup>(D)</sup>, (Member, IEEE) School of Electrical Engineering, Korea University, Seoul 02841, South Korea

Corresponding author: Hyun-Yong Yu (yuhykr@korea.ac.kr)

This work was supported by Samsung Electronics Company, Ltd., under Grant IO210221-08433-01.

**ABSTRACT** For the first time, device design guidelines for a 3-nm node complementary field-effect transistor (CFET), which vertically stacks n-type and p-type nanosheet MOSFETs with a shared gate, are investigated using calibrated 3-D technology computer-aided design (TCAD). Here, the optimal device dimensions of the CFETs for better inverter performance and thermal characteristics are studied. The electrothermal performance are investigated for various vertical dimension parameters of CFET, such as the number of stacked channels, vertical distance between nanosheet channels (D<sub>nsh</sub>), distance of n/pMOS separation (D<sub>n/p</sub>), and channel thicknesses (T<sub>nsh</sub>). The results show that, unlike conventional CMOS, the reduction of D<sub>nsh</sub> and D<sub>n/p</sub> of CFET can effectively improve inverter performance without severe thermal degradation, although other dimensional parameters trigger a severe trade-off between different electrothermal parameters. The reduction of D<sub>nsh</sub> and D<sub>n/p</sub> does not change R<sub>eff</sub>; therefore, both the operation frequency (*f*) and power-product delay (PDP) can be improved. In the case of thermal characteristics, the reduction of D<sub>nsh</sub> and D<sub>n/p</sub> slightly increases both T<sub>max</sub> and R<sub>th</sub> because of thermal coupling but is negligible. Therefore, the reduction of D<sub>nsh</sub> and D<sub>n/p</sub> will be a key technique for the development of sub-3-nm CFET.

**INDEX TERMS** Complementary FET (CFET), nanosheet FET (NSHFET), technology computer-aided design (TCAD), 3-nm technology node.

### I. INTRODUCTION

Conventional FinFETs, which have recently been scaled down to 5-nm nodes, have almost reached physical limits in reducing fin thickness [1]. Thus, to improve gate controllability, nanosheet FETs (NSHFETs) with gate-allaround (GAA) structures have been actively developed for sub-3-nm nodes [1]–[3]. However, they will continue to face these down-scaling limitations in the future. Therefore, to reduce the number of tracks and layout area to reduce the device footprint, the International Roadmap for Devices and Systems (IRDS) expects that a 3-dimensional structure which stacks multiple NSHFETs vertically can be a strong candidate for future technology nodes [4]–[11]. Thus, one of the most promising devices with a 3-dimensional structure,

The associate editor coordinating the review of this manuscript and approving it for publication was Paolo Crippa<sup>10</sup>.

the complementary field-effect transistor (CFET), which stacks n-NSHFET and p-NSHFET vertically with a shared gate for CMOS inverter operation in one device, has recently been suggested by Intel, Applied Materials, IMEC, and NARLab [4]–[9]. In addition, in a recent study on CFET, it was demonstrated that CFET with NSHFET shows better inverter performance than CFET with FinFET [8].

Recently, NSHFET have been replacing FinFETs for logic devices because of higher inverter operation frequency (f). This is owed to the lower effective resistance ( $R_{eff}$ ) of NSHFETs due to better current drivability and gate controllability in the same footprint [1]. However, the large effective capacitance ( $C_{eff}$ ) of NSHFETs disturbs additional improvement of f or power-product delay (PDP). Therefore, a decrement of  $C_{eff}$  is an important factor for improving inverter performances. Furthermore, the CFET, which stacks vertically stacked NSHFETs also faces performance



FIGURE 1. (a) 3-D schematic of 3-nm node CFET, (b) CFET's cross-sectional view through the channel, and (c) schematic of structural parameters of CFET in cross-sectional view and that of (d) nMOS and (e) pMOS. Here, the structural specifications are referenced from 3-nm node specification in IRDS 2020.

degradation by high Ceff because of the additional height of metal via of the vertically stacked structure. Recent studies demonstrated that CFET shows the possibility for better Ceff compared with conventional CMOS with NSHFETs because of fringe electric field overlap triggered by the reduced distance between nMOS and pMOS with the vertically stacked structure [4], [10]. In addition, recent fabrication processes demonstrated by Intel reduced number of metal via by connecting the drain of the nMOS and pMOS with one piece of metal via. This could additionally decrease Ceff. However, CFET has a much higher height of metal via compared with conventional CMOS because of the stacked structure of the nMOS and pMOS. Therefore, there is still a risk of the degradation of Ceff, and the careful design of CFET is required. Therefore, analyzing Ceff and Reff of the CFET by varying dimensions is required to evaluate f and PDP [3].

In addition, it has been reported that multi-gate transistors such as NSHFETs are vulnerable to the self-heating effect (SHE) because of their confined geometry, which triggers thermal reliability issues [12]–[19]. In particular, it is expected that the high height of CFET makes it difficult for heat to dissipate to the thermal ground. Thus, finding a way to alleviate the SHE in CFET by stacking nNSHFETs and pNSHFETs is important. However, there has been no qualitative analysis of the optimal design of CFETs based on both thermal characteristics and CMOS inverter performances for different dimensions.

For the first time, the device design guideline of the 3-nm node CFET is investigated from the perspective of thermal characteristics and CMOS inverter performance with carefully calibrated 3-D TCAD. First, the CMOS inverter

| TABLE 1.  | Structural | parameters  | used for | 3-nm | compleme | ntary | FET | and |
|-----------|------------|-------------|----------|------|----------|-------|-----|-----|
| reference | values (ur | ıderlined). |          |      |          |       |     |     |

| Quantity                | Value   | Description                    |  |  |  |
|-------------------------|---|--------------------------------|--|--|--|
| L <sub>gate</sub>       | 16 nm   | Physical gate length           |  |  |  |
| T <sub>oxide</sub>      | 2 nm  | Gate oxide thickness           |  |  |  |
| N <sub>nMOS</sub>       | 1 <u>2</u> 3 4                                | Number of stacked n-channel    |  |  |  |
| $N_{pMOS}$              | 2 <u>3</u> 4 5                                | Number of stacked p-channel    |  |  |  |
| W <sub>nsh</sub>        | 15, 17.5, <u>20</u> , 22.5, 25 nm             | Nanosheet channel width        |  |  |  |
| T <sub>nsh</sub>        | 6, 7, <u>8</u> , 9, 10 nm                     | Nanosheet channel thickness    |  |  |  |
| $D_{nsh}$               | 7, 8, <u>9</u> , 10, 11 nm                    | Distance between nanosheets    |  |  |  |
| $D_{n/p}$               | 20, 30, 40, <u>50</u> , 60, 70 nm             | n/pMOS separation              |  |  |  |
| L <sub>S/D</sub>        | 10 nm   | Source/drain (S/D) length      |  |  |  |
| L <sub>spacer</sub>     | 6 nm  | Spacer length                  |  |  |  |
| N <sub>it.nMOS</sub>    | $5 \times 10^{12} \text{ cm}^{-3}$ (Acceptor) | Interface trap conc. of nMOS   |  |  |  |
| N <sub>it.pMOS</sub>    | $1 \times 10^{12} \text{ cm}^{-3}$ (Donor)    | Interface trap conc. of pMOS   |  |  |  |
| Quantity                | Doping concentration                          | Description                    |  |  |  |
| N <sub>S/D</sub> (nMOS) | $1 \times 10^{21} \text{ cm}^{-3}$            | S/D doping concentration       |  |  |  |
| $N_{\text{S/D}}(pMOS)$  | $1 \times 10^{21} \text{ cm}^{-3}$            | S/D doping concentration       |  |  |  |
| $N_{sub}(nMOS)$         | $1 \times 10^{18} \text{ cm}^{-3}$            | Substrate doping concentration |  |  |  |
| $N_{sub}(pMOS)$         | $1 \times 10^{19} \text{ cm}^{-3}$            | Substrate doping concentration |  |  |  |
| N <sub>Local</sub>      | $1 \times 10^{19} \text{ cm}^{-3}$            | Local doping concentration     |  |  |  |

performances of C<sub>eff</sub>, R<sub>eff</sub>, *f*, and PDP in the 3-nm node CFET are analyzed by varying the dimensions of the number of stacked channels (N<sub>nMOS</sub>, N<sub>pMOS</sub>), distance between the nanosheets (D<sub>nsh</sub>), n/pMOS separation distances (D<sub>n/p</sub>), nanosheet channel thickness (T<sub>nsh</sub>), and nanosheet width (W<sub>nsh</sub>). Moreover, the maximum lattice temperature (T<sub>max</sub>) and thermal resistance (R<sub>th</sub>) is evaluated in terms of different dimensions. Finally, the impact of the device design on the inverter performance and thermal characteristics is analyzed from the perspective of down-scaling.

#### **II. MODELING METHODOLOGY**

The 3-nm node CFET was designed for the front-end-ofline (FEOL) based on the IRDS 2020 high-performance specification in Sentaurus 3-D TCAD vQ 2019. The structure of CFET was based on the experimental reference of Intel [9]. Fig. 1 shows the schematics of the 3-nm node CFET. Fig. 1 (a) shows a 3-D bird's eye view of the CFET. Fig. 1 (b), (c), (d), and (e) show the cross-sectional view of the 3-nm node CFET and schematics with structural parameters. Table 1 shows the structural parameters used in TCAD, and the reference values of each parameter are underlined. For CFET, nMOS-on-pMOS structure is assumed based on [9]. The physical gate length  $(L_g)$  was set as 16 nm. For the gate oxide, 2-nm thick HfO2 was used. In addition, gate metal, which has a work function of 4.54 eV and 4.8 eV, is used for nMOS and pMOS of CFET respectively. Fig. 2 shows schematics of the thermal parameters used in TCAD. Thermal modeling is based on the simulation setup of the conventional model suggested by [12]–[19]. As shown in Fig. 2 (a), the CFET locates on a wide silicon substrate and is surrounded by SiO<sub>2</sub>. Thermal boundaries are then set on the top and bottom surfaces for realistic heat dissipation modeling [12]. The thermal parameters used in the simulation

 TABLE 2. Thermal parameters used for 3-nm complementary FET.

| Thermal conductivity             | Value (W/K·m)                         |  |  |
|----------------------------------|---------------------------------------|--|--|
| ① STI (SiO <sub>2</sub> )        | 1.4                                   |  |  |
| ② M0 (W)                         | 175                                   |  |  |
| ③ Silicon                        | Reference [10], [11], [12]            |  |  |
| ④ Metal gate (W)                 | 175                                   |  |  |
| ⑤ Nitride                        | 18.5                                  |  |  |
| 6 Gate oxide (HfO <sub>2</sub> ) | 2.3                                   |  |  |
| Thermal contact resistance       | Value (cm <sup>2</sup> ·K/W)          |  |  |
| Si/HfO2 interface                | 9 × 10 <sup>-5</sup> [10], [11], [12] |  |  |
| BEOL                             | $2 \times 10^{3}$ [12], [13]          |  |  |
| Substrate                        | $5.4 \times 10^{-2}$ [12], [13]       |  |  |
| Thermal boundary condition       | 300 K                                 |  |  |



**FIGURE 2.** (a) 3-D bird's eye view of the 3-nm node CFET with thermal boundary conditions. (b) Divided regions for setting thermal parameter of 3-nm node CFET in table 2.

are listed in Table 2. Fig. 2 (b) shows the device regions where the thermal parameters are used.

Fig. 3 shows the method of calibration of the TCAD to reference for realistic simulation. The calibration of TCAD is performed for the transfer characteristic and voltage transfer characteristic (VTC) of CFET (Fig. 3 (a) and (c)) from the experimental reference with a gate length of 75 nm [7]. This is the only fabricated CFET with vertically stacked NSHFETs that can operate as inverters with a high onstate current and low SS. Then, a 3-nm node CFET is designed using the IRDS specifications, as shown in Table 1, and the DC performances and inverter performances were calculated as shown in Fig. 3 (b) and (d) [11], [20], [21]. For device physics, models of density gradient quantum correction and inversion accumulation mobility are used to consider quantum confinement in nanoscale devices. In addition, bandgap narrowing, electric-field-dependent mobility, doping-dependent mobility, high field saturation, Shockley-Read-Hall doping dependence and band-to-band tunneling (Hurkx) were used. Parameters for respective physics are used from default value provided Sentaurus TCAD. The thermodynamic model was also applied to simulate realistic electrothermal carrier transportation with the parameters listed in Table 2 [12]-[19].

Fig. 4 shows the transient response of the 3-nm node CFET. The transient response of the 3-nm node CFET is calculated by "mixed-mode" in SDEVICE of sentaurus TCAD. The



FIGURE 3. (a) Calibrated transfer characteristics of CFET between experimental reference [7] and TCAD simulation. (b) Transfer characteristic of CFET, which is designed for the 3-nm node based on IRDS 2020. (c) Calibrated voltage transfer characteristics (VTC) of CFET between the experimental reference and TCAD. (d) VTC of CFET designed for the 3-nm node based on IRDS 2020.

power supply voltage (V<sub>dd</sub>) is set to 0.7 V by IRDS 2020. For the transient response, the inverter performance is calculated based on the fan-out of the 3 (FO3) logic inverter circuit, as shown in Fig. 4 (a) [20], [21]. Here, Ceff is calculated from the general equation  $C_{eff}$  = total gate capacitance  $(C_{gg})$  + total drain capacitance  $(C_{dd})$  + 3 (number of fanout devices)  $\times$  fan-out capacitance (C<sub>fo</sub>) [20], [21]. C<sub>fo</sub> is assumed to be the same as  $C_{gg}$ ; therefore,  $C_{eff}$  can be 4  $\times$  $C_{gg} + C_{dd}$ .  $C_{gg}$  and  $C_{dd}$  are extracted from a single CFET device. Here, Cgg includes the gate-to-drain capacitance (Cgd), gate-to-source capacitance of nMOS (Cgsn), and gateto-source capacitance of pMOS (Cgsp). For the performance parameters, f is extracted using the equation shown in Fig. 4 (b). Power is calculated using  $C_{eff} \times f \times V_{dd}^2$ , PDP is calculated as power/f, and R<sub>eff</sub> is calculated as  $1 / (C_{eff} \times f)$ [20], [21].

## **III. RESULTS AND DISCUSSIONS**

# A. INVERTER PERFORMANCE CHARACTERISTICS OF CFET FOR DIFFERENT DIMENSION PARAMETERS

To investigate the inverter performance characteristics, f, power,  $C_{eff}$ , and  $R_{eff}$  of the 3-nm node CFET were compared for different structures and dimensions, as shown in Figs. 5 and 6. In Fig. 5, f, PDP,  $C_{eff}$ , and  $R_{eff}$  for different numbers of stacked channels of nMOS and pMOS ( $N_{nMOS}$ ,  $N_{pMOS}$ ) are compared. For  $N_{nMOS}$  and  $N_{pMOS}$ ,  $N_{nMOS}/N_{pMOS}$  of 1/2, 2/3, 3/4, and 4/5 were used to compare inverter performances of the 3-nm node CFET for different  $N_{nMOS}$  and  $N_{pMOS}$ . For each device with  $N_{nMOS}/N_{pMOS}$ , the transfer characteristics of the nMOS and pMOS were calibrated to obtain the same VTC characteristics.  $N_{pMOS}$  was chosen for a higher number than  $N_{nMOS}$  is much lower than that of pMOS. Fig. 5 (a) shows an optimal point that



**FIGURE 4.** (a) Fan-out 3 (FO3) logic inverter circuit used for extracting inverter performances of 3-nm node CFET. (b) Method for extracting frequency (f) with transient response of CFET designed for 3-nm node in  $\sim$ 17 GHz FO3 inverter operation.



**FIGURE 5.** (a) Frequency (f) and power-delay product (PDP) for different number of stacked channels. (b) C<sub>eff</sub> and R<sub>eff</sub> for different number of stacked channels.

allows the highest *f* to exist. This is because  $C_{eff}$  and  $R_{eff}$  have a trade-off relationship, as shown in Fig. 5 (b), where *f* is calculated as 1 / ( $R_{eff} \times C_{eff}$ ). The increment of  $N_{nMOS}$  and  $N_{pMOS}$  induces a higher drive current ( $I_{drive}$ ) because of the large effective width and reduces  $R_{eff}$ ; however,  $C_{eff}$  increases as the gate area and height of the metal via increase. Thus, in Fig. 5 (a), the device with  $N_{nMOS}$  of 2 and  $N_{pMOS}$  of 3 shows the highest *f*. PDP is calculated as  $C_{eff} \times V_{dd}^2$  in general; therefore, PDP is proportional to  $C_{eff}$  [20], [21]. Thus, the increment in  $N_{nMOS}$  and  $N_{pMOS}$  triggers an increment in  $C_{eff}$ , so PDP increases, as shown in Fig. 5 (b).

In Fig. 6, f, PDP,  $C_{eff}$ , and  $R_{eff}$  are compared for different values of  $D_{nsh}$ ,  $D_{n/p}$ ,  $T_{nsh}$ , and  $W_{nsh}$ . For  $D_{nsh}$  and  $D_{n/p}$ , ranges of 7-11 nm and 20-70 nm were used, respectively. In addition, W<sub>nsh</sub> and T<sub>nsh</sub>, ranging from 15 to 25 nm and 6 to 10 nm, respectively, were used. For  $D_{nsh}$  and  $D_{n/p}$  in Fig. 6 (a) and (c), an increase in  $D_{nsh}$  and  $D_{n/p}$  can reduce f and increase PDP. The changes in  $D_{nsh}$  and  $D_{n/p}$  rarely cause a change in Reff as the effective width is constant and Idrive does not change. Therefore,  $C_{eff}$  dominantly determines f for the changes in  $D_{nsh}$  and  $D_{n/p}$ . Here, the reduction of both  $D_{nsh}$ and  $D_{n/p}$  triggers a low  $C_{eff}$ , as shown in Fig. 6 (b) and (d). This is because the gate fringe electric field overlap is triggered between nMOS and pMOS of the CFET with a vertically stacked structure [4], [10]. In addition, the reduced height of the metal via decreases  $C_{eff}$  [10]. Thus, f increases with a reduction in  $D_{nsh}$  and  $D_{n/p}$ . Since PDP is proportional to  $C_{eff}$ , the reduction in  $D_{nsh}$  and  $D_{n/p}$  can decrease PDP with lower Ceff. On the other hand, in Fig. 6 (e) and (g), the device with the optimum values for  $T_{nsh}$  of 8 nm in Fig. 6 (e) and  $W_{nsh}$  of 20 nm in Fig. 6 (g) is required for the highest f. This is because  $C_{eff}$  and  $R_{eff}$  have a



**FIGURE 6.** f and PDP for varying (a) distances between nanosheets (D<sub>nsh</sub>), (c) n/pMOS separation (D<sub>n/p</sub>), (e) nanosheet thickness (T<sub>nsh</sub>), and (g) nanosheet width ( $W_{nsh}$ ) of 3-nm node CFET. C<sub>eff</sub> and R<sub>eff</sub> for varying (b) distances between nanosheets, (d) n/pMOS separation, (f) nanosheet thickness, and (h) nanosheet width of 3-nm CFET when N<sub>nmos</sub> and N<sub>pmos</sub> are 2 and 3, respectively.

trade-off relationship, as shown in Fig. 6 (f) and (h). Both  $T_{nsh}$  and  $W_{nsh}$  are related to the effective width of the channel; thus, their increase increases the current and the gate area. Thus, a higher effective width decreases  $R_{eff}$ , and a larger gate area increases  $C_{eff}$  with increasing  $T_{nsh}$  and  $W_{nsh}$ . In addition, because of the increase in  $C_{eff}$ , PDP increases with increasing  $T_{nsh}$  and  $W_{nsh}$ , as shown in Fig. 6 (f) and (h).

Furthermore, in Fig. 5 and 6,  $C_{eff}$  changes linearly by different dimensions, but  $R_{eff}$  changes non-linearly. The reason of  $R_{eff}$ 's non-linearity is the impact of thermodynamic physics. Increment of current with increment of dimensions increases device temperature. The increased temperature degrades current and increases  $R_{eff}$ . For generated heat, electron joule heat and hole joule heat are calculated by equation as follow [19]:

Electron/hole joule heat ( $\sim$  T)

$$\propto \frac{\left|\vec{J}_{n}\right|^{2}}{qn\mu_{n}} \text{ or } \frac{\left|\vec{J}_{p}\right|^{2}}{qp\mu_{p}}$$
(1)



FIGURE 7. (a) Maximum lattice temperature and drive current of default 3-nm node CFET in DC inverter operation. (b) Visualized lattice temperature distribution of 3-nm node CFET, which shows the region of T<sub>max</sub>.

$$\begin{vmatrix} \vec{J}_n & \text{or } & | \vec{J}_p \end{vmatrix}$$
  
=  $-qn\mu_n(\nabla \emptyset_n + P_n \nabla T) \text{ or } -qp\mu_p(\nabla \emptyset_p + P_p \nabla T)$  (2)

where  $|\vec{J}_n|$  and  $|\vec{J}_p|$  are current density of electron and hole, q is charge, n and p are doping concentration,  $\mu_n$  and  $\mu_p$ are mobility of electron and hole. The  $\emptyset_n$  and  $\emptyset_p$  are the electron and hole quasi-Fermi potentials. The P<sub>n</sub> and P<sub>p</sub> are the absolute thermoelectric powers, and  $\nabla T$  is lattice temperature.

In equation (2),  $|\vec{J}_n|$  and  $|\vec{J}_p|$  which considers lattice temperature affects by lattice temperature (T) which is proportional to  $|\vec{J}_n|^2$  and  $|\vec{J}_p|^2$  in equation (3). Therefore, non-linearity of R<sub>eff</sub> occurs by different dimensions.

# B. THERMAL CHARACTERISTICS OF CFET FOR DIFFERENT DIMENSION PARAMETERS

To investigate the electrothermal characteristics, T<sub>max</sub> and Rth of the CFET with different dimensions were compared. T<sub>max</sub> is the absolute value of the maximum heat generation during device operation. R<sub>th</sub> is a general parameter used to compare the heat dissipation ability from the device to the thermal ground between different devices, assuming that they have the same power [12]-[19]. Fig. 7 shows the method for extracting  $T_{max}$  and  $R_{th}$ . Fig. 7 (a) shows  $T_{max}$  and the maximum I<sub>drive</sub> during inverter operation for different V<sub>in</sub> values in the range of 0 V to 0.7 V. In the case of the device temperature during inverter operation, it is well known that it finally converges to the maximum temperature of the DC if the inverter operation pulse is continuously injected. Here, the maximum value of  $T_{max}$  was extracted to calculate  $\Delta T_{max}$ , where  $\Delta T_{max} = maximum T_{max} - initial$  temperature (300 K). In addition, R<sub>th</sub> and I<sub>drive</sub> were extracted. R<sub>th</sub> shows correlations between power and temperature and is calculated by the equation below [12]–[19]:

$$\mathbf{R}_{th} = \Delta \mathbf{T}_{max} / (V_{DD} \times I_{drive}) \tag{3}$$

where,  $V_{dd}$  is the power supply voltage of 0.7 V. Fig. 7 (b) illustrates the visualized lattice temperature distribution of the 3-nm node CFET.

Here,  $T_{max}$  is located at the nMOS's lower channel and does not change with different dimensions. This is because



**FIGURE 8.** (a) Net increment of maximum lattice temperature ( $\Delta T_{max}$ ) and (b) thermal resistance ( $R_{th}$ ) of 3-nm node CFET for different number of stacked channels.



**FIGURE 9.**  $\Delta T_{max}$  and  $R_{th}$  of 3-nm node CFET for varying (a) distances between nanosheet ( $D_{nsh}$ ), (b) n/pMOS separation ( $D_{n/p}$ ), (c) nanosheet thickness ( $T_{nsh}$ ), and (d) nanosheet width ( $W_{nsh}$ ).

nMOS and pMOS have the same  $I_{drive}$  during inverter operation, but nMOS has a lower number of stacked channels compared with pMOS, so nMOS has a relatively high current density and triggers a high temperature. In addition, nMOS's lower channel has a longer distance to the thermal ground than the other channels, and thermal coupling severely occurs [12]–[19]. Therefore, nMOS's lower channel had the highest temperature.

In Fig. 8,  $\Delta T_{max}$  and  $R_{th}$  are shown for different numbers of stacked channels ( $N_{nMOS}$  and  $N_{pMOS}$ ). For  $\Delta T_{max}$  in Fig. 8 (a), the increment of  $N_{nMOS}$  and  $N_{pMOS}$  increases  $\Delta T_{max}$  because it induces a high I<sub>drive</sub> as the currents of both nMOS and pMOS increase. However, for  $R_{th}$  in Fig. 8 (b), the increased gate area by incrementing  $N_{nMOS}$  and  $N_{pMOS}$ triggers better heat dissipation, so a reduction in  $R_{th}$  occurs. Thus, if each device has the same power, increments of  $N_{nMOS}$  and  $N_{pMOS}$  can dissipate heat well from the device to the thermal ground.

Fig. 9 shows  $\Delta T_{max}$  and  $R_{th}$  for different values of  $D_{nsh}$ ,  $D_{n/p}$ ,  $T_{nsh}$ , and  $W_{nsh}$ . In Fig. 9 (a) and (b), the increment of  $D_{nsh}$  and  $D_{n/p}$  lowers both  $\Delta T_{max}$  and  $R_{th}$ . Here, changes in  $D_{nsh}$  and  $D_{n/p}$  rarely cause changes in  $I_{drive}$ , and  $\Delta T_{max}$  mainly depends on the ability of heat dissipation from the devices to the thermal ground, similar to  $R_{th}$ . With an increase

in  $D_{nsh}$  and  $D_{n/p}$ , the heat dissipation ability improves as the thermal coupling weakens because of the large distance between channels or devices, which are sources of heat. Therefore, both  $\Delta T_{max}$  and R<sub>th</sub> decrease with increasing D<sub>nsh</sub> and  $D_{n/p}$ . However, it is notable that the values of  $\Delta T_{max}$  and  $R_{th}$  for different  $D_{nsh}$  and  $D_{n/p}$  are much smaller than those of the other parameters and are thus negligible. In Fig. 9 (c),  $R_{th}$  shows turn-around at  $T_{nsh} = 8$  nm. With increment of T<sub>nsh</sub> from 6 nm to 8 nm, impact of increment of I<sub>drive</sub> is dominant compared to the impact of increment of gate area which decide heat dissipation. Thus, increased consumed power by increment of Idrive increases Rth. However, for Tnsh over 8 nm, the impact of the increment in the gate area becomes dominant, so better heat dissipation decreases R<sub>th</sub>. Thus,  $R_{th}$  shows turn-around at  $T_{nsh} = 8$  nm. For  $T_{nsh}$ , change of gate area is relatively small compared to other dimension parameters as range of T<sub>nsh</sub> is small from 6 nm to 10 nm, so impact of I<sub>drive</sub> can be relatively high and turn-around occurs unlike other dimension parameters. In Fig. 9 (d) of  $W_{nsh}$ , the increment of  $W_{nsh}$  increases  $\Delta T_{max}$  because it induces a high Idrive. However, an increased gate area triggers better heat dissipation, and thus, a reduction in Rth occurs.

Considering both inverter performance and thermal characteristics, it is notable that the reduction in  $D_{nsh}$  and  $D_{n/p}$  of CFET can improve *f* and PDP without significant degradation in  $\Delta T_{max}$  and  $R_{th}$ .

## **IV. CONCLUSION**

For the first time, the inverter performance and thermal characteristics of a 3-nm node CFET with different dimensions were investigated using calibrated 3-D TCAD. In addition, device design guidelines for CFETs to achieve better inverter performance and thermal characteristics were suggested. First, inverter performances by different N<sub>nMOS</sub>, N<sub>pMOS</sub>,  $D_{nsh}$ ,  $D_{n/p}$ ,  $T_{nsh}$ , and  $W_{nsh}$  were investigated. For  $N_{nMOS}$ and N<sub>pMOS</sub>, with a reduction in the above parameters, C<sub>eff</sub> decreases because the gate area decreases and the height of the metal via is reduced. However, Reff increases with a decrease in the effective width. Therefore, an optimum  $N_{nMOS}/N_{pMOS}$  ratio of 2/3 is required for the highest f as a trade-off between  $C_{eff}$  and  $R_{eff}$ . For  $D_{nsh}$  and  $D_{n/p}$ , their reduction decreases the height of the metal gate and source/drain metal via, thereby reducing C<sub>eff</sub> without changing  $R_{eff}$ . Thus, the reduction of  $D_{nsh}$  and  $D_{n/p}$  can increase f and decrease PDP. Subsequently, the thermal characteristics by different  $N_{nMOS}$ ,  $N_{pMOS}$ ,  $D_{nsh}$ ,  $D_{n/p}$ ,  $T_{nsh}$ , and W<sub>nsh</sub> were investigated. For the different N<sub>nMOS</sub> and  $N_{pMOS}$ , their reduction decreases the gate area and disturbs the heat dissipation from the devices to the thermal ground, thereby increasing  $R_{th}$ . In the case of  $D_{nsh}$  and  $D_{n/p}$ , their reduction induces a higher Rth because of severe thermal coupling, but the change in Rth is negligible. Considering both inverter performance and thermal characteristics from the perspective of down-scaling, it is notable that the reduction in  $D_{nsh}$  and  $D_{n/p}$  of CFET can improve both f and

PDP without severe degradation. This is different from the other dimension parameters, which show a severe trade-off between inverter performance and thermal parameters. This study can provide crucial insights into the device design of CFET for a sub-3-nm node.

## ACKNOWLEDGMENT

The EDA tool was supported by the IC Design Education Center, South Korea.

#### REFERENCES

- J.-S. Yoon and R.-H. Baek, "Device design guideline of 5-nm-node FinFETs and nanosheet FETs for Analog/RF applications," *IEEE Access*, vol. 8, pp. 189395–189403, 2020, doi: 10.1109/ACCESS.2020.3031870.
- [2] D. Yakimets, M. G. Bardon, D. Jang, P. Schuddinck, Y. Sherazi, P. Weckx, K. Miyaguchi, B. Parvais, P. Raghavan, A. Spessot, D. Verkest, and A. Mocuta, "Power aware FinFET and lateral nanosheet FET targeting for 3nm CMOS technology," in *IEDM Tech. Dig.*, Dec. 2017, p. 20, doi: 10.1109/IEDM.2017.8268429.
- [3] M. G. Bardon, Y. Sherazi, D. Jang, D. Yakimets, P. Schuddinck, R. Baert, H. Mertens, L. Mattii, B. Parvais, A. Mocuta, and D. Verkest, "Powerperformance trade-offs for lateral NanoSheets on ultra-scaled standard cells," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 143–144, doi: 10.1109/VLSIT.2018.8510633.
- [4] S.-W. Chang, P. J. Sung, T. Y. Chu, D. D. Lu, C. J. Wang, N. C. Lin, C. J. Su, S. H. Lo, H. F. Huang, J. H. Li, and M. K. Huang, "First demonstration of CMOS inverter and 6T-SRAM based on GAA CFETs structure for 3D-IC applications," in *IEDM Tech. Dig.*, Dec. 2019, p. 11, doi: 10.1109/IEDM19573.2019.8993525.
- [5] J. Ryckaert, P. Schuddinck, P. Weckx, G. Bouche, B. Vincent, J. Smith, Y. Sherazi, A. Mallik, H. Mertens, S. Demuynck, T. H. Bao, A. Veloso, N. Horiguchi, A. Mocuta, D. Mocuta, and J. Boemmels, "The complementary FET (CFET) for CMOS scaling beyond n3," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 141–142, doi: 10.1109/VLSIT.2018.8510618.
- [6] P. Schuddinck, O. Zografos, P. Weckx, P. Matagne, S. Sarkar, Y. Sherazi, R. Baert, D. Jang, D. Yakimets, A. Gupta, B. Parvais, J. Ryckaert, D. Verkest, and A. Mocuta, "Device-, circuit- & block-level evaluation of CFET in a 4 track library," in *Proc. Symp. VLSI Technol.*, Jun. 2019, pp. T204–T205, doi: 10.23919/VLSIT.2019.8776513.
- [7] S. Subramanian, M. Hosseini, T. Chiarella, S. Sarkar, P. Schuddinck, B. T. Chan, D. Radisic, G. Mannaert, A. Hikavyy, E. Rosseel, and F. Sebaai, "First monolithic integration of 3D complementary FET (CFET) on 300 mm wafers," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: 10.1109/VLSITechnology18217.2020.9265073.
- [8] L. Jiang, A. Pal, E. M. Bazizi, M. Saremi, H. Ren, B. Alexander, and B. Ayyagari-Sangamalli, "Complementary FET device and circuit level evaluation using fin-based and sheet-based configurations targeting 3nm node and beyond," in *Proc. Int. Conf. Simulation Semiconductor Processes Devices (SISPAD)*, Sep. 2020, pp. 323–326, doi: 10.23919/SIS-PAD49475.2020.9241655.
- [9] C.-Y. Huang, G. Dewey, E. Mannebach, A. Phan, P. Morrow, W. Rachmady, I. C. Tung, N. Thomas, U. Alaan, R. Paul, and N. Kabir, "3-D self-aligned stacked NMOS-on-PMOS nanoribbon transistors for continued Moore's law scaling," in *IEDM Tech. Dig.*, Dec. 2020, p. 20, doi: 10.1109/IEDM13553.2020.9372066.
- [10] S.-G. Jung, D. Jang, S.-J. Min, E. Park, and H.-Y. Yu, "Performance analysis on complementary FET (CFET) relative to standard CMOS with nanosheet FET," *IEEE J. Electron Devices Soc.*, vol. 10, pp. 78–82, 2022, doi: 10.1109/JEDS.2021.3136605.
- [11] (2020)., International Roadmap for Devices and Systems (IRDS). IRDS. [Online]. Available: https://irds.ieee.org/editions/2020
- [12] H. Kim, D. Son, I. Myeong, M. Kang, J. Jeon, and H. Shin, "Analysis on self-heating effects in three-stacked nanoplate FET," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4520–4526, Oct. 2018, doi: 10.1109/TED.2018.2862918.
- [13] I. Myeong, I. Song, M. J. Kang, and H. Shin, "Self-heating and electrothermal properties of advanced sub-5-nm node nanoplate FET," *IEEE Electron Device Lett.*, vol. 41, no. 7, pp. 977–980, Jul. 2020, doi: 10.1109/LED.2020.2998460.

- [14] T. Takahashi, N. Beppu, K. Chen, S. Oda, and K. Uchida, "Thermal-aware device design of nanoscale bulk/SOI FinFETs: Suppression of operation temperature and its variability," in *IEDM Tech. Dig.*, Dec. 2011, p. 34, doi: 10.1109/IEDM.2011.6131672.
- [15] D. Jang, E. Bury, R. Ritzenthaler, M. G. Bardon, T. Chiarella, K. Miyaguchi, P. Raghavan, A. Mocuta, G. Groeseneken, A. Mercha, D. Verkest, and A. Thean, "Self-heating on bulk FinFET from 14nm down to 7nm node," in *IEDM Tech. Dig.*, Dec. 2015, p. 11, doi: 10.1109/ IEDM.2015.7409678.
- [16] E. Bury, B. Kaczer, D. Linten, L. Witters, H. Mertens, N. Waldron, X. Zhou, N. Collaert, N. Horiguchi, A. Spessot, and G. Groeseneken, "Self-heating in FinFET and GAA-NW using Si, Ge and III/V channels," in *IEDM Tech. Dig.*, Dec. 2016, p. 15, doi: 10.1109/IEDM.2016.7838425.
- [17] L. Cai, W. Chen, P. Chang, G. Du, X. Zhang, J. Kang, and X. Liu, "A physics-based thermal model of nanosheet MOSFETs for device-circuit co-design," in *IEDM Tech. Dig.*, Dec. 2018, p. 33, doi: 10.1109/IEDM.2018.8614576.
- [18] D. Jang, S.-G. Jung, S.-J. Min, and H.-Y. Yu, "Electrothermal characterization and optimization of monolithic 3D complementary FET (CFET)," *IEEE Access*, vol. 9, pp. 158116–158121, 2021, doi: 10.1109/ACCESS.2021.3130654.
- [19] J.-Y. Yan, S.-R. Jan, Y.-J. Peng, H. H. Lin, W. K. Wan, Y.-H. Huang, B. Hung, K.-T. Chan, M. Huang, M.-T. Yang, and C. W. Liu, "Thermal resistance modeling of back-end interconnect and intrinsic FinFETs, and transient simulation of inverters with capacitive loading effects," in *IEDM Tech. Dig.*, Dec. 2016, p. 35, doi: 10.1109/IEDM.2016.7838550.
- [20] M. Shrivastava, M. S. Baghini, M. D. J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits: A Design Perspective*. Englewood Cliffs, NJ: Prentice-Hall, 1996.
- [21] Y. Taur and T. H. Ning, *Fundamentals Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 2009.



**DONGWON JANG** received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2019, where he is currently pursuing the Ph.D. degree in electrical engineering. His current research interest includes CMOS technology.



**SEONG-JI MIN** received the B.S. and M.S. degrees in electrical materials engineering from Kwangwoon University, Seoul, South Korea, in 2018 and 2020, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with Korea University. His current research interest includes CMOS technology.



**EUYJIN PARK** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2017, where he is currently pursuing the Ph.D. degree in electrical engineering. His current research interest includes CMOS technology.



**SEUNG-GEUN JUNG** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2016, where he is currently pursuing the Ph.D. degree in electrical engineering. His current research interest includes CMOS technology.



**HYUN-YONG YU** (Member, IEEE) received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2002, and the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2009. He has been a Professor with the Department of Electrical Engineering, Korea University, since 2012.

. . .