

Received December 14, 2021, accepted December 27, 2021, date of publication December 31, 2021, date of current version January 12, 2022.

Digital Object Identifier 10.1109/ACCESS.2021.3139948

# **Optimization of Impedance-Source Galvanically Isolated DC–DC Converters With Reduced Number of Switches**

# NASER FAKHRI<sup>®1</sup>, MOHAMMAD SALAY NADERI<sup>2</sup>, (Senior Member, IEEE), SAEID GHOLAMI FARKOUSH<sup>®3</sup>, ADEL KHOSHDEL<sup>4</sup>, SOROUSH AGHILI<sup>®4</sup>, SEUNG KIL CHOI<sup>5</sup>, SEUNG-RYLE OH<sup>6</sup>, AND SANG-BONG RHEE<sup>®3</sup>

<sup>1</sup>Electrical and Computer Engineering Department, Tehran North Branch, Islamic Azad University, Tehran 1651153311, Iran

<sup>2</sup>Smart Energy Solutions Group, Sydney, NSW 2032, Australia

<sup>3</sup>Department of Electrical Engineering, Yeungnam University, Yeungnam 712-749, South Korea

<sup>4</sup>Department of Electrical and Electronics Engineering, Shiraz University of Technology, Shiraz 71557-13876, Iran

<sup>5</sup>Department of Electrical Engineering, Shin Ansan University, Ansan 15435, South Korea

<sup>6</sup>Korea Electric Power Research Institute (KEPRI), Daejeon 24056, South Korea

Corresponding authors: Mohammad Salay Naderi (mo@smartenergysolutionsgroup.com) and Sang-Bong Rhee (rrsd@yu.ac.kr)

This work was supported by the Development of Modular Green Substation and Operation Technology of Korea Electric Power Corporation (KEPCO).

**ABSTRACT** In this study, a new type of Z-source converter comprising galvanic isolation transformers is introduced based on classical non-isolated Z-source converters, which are promising devices for renewable applications. Compared to the typology of conventional converters with isolation transformers, the proposed converter topology has a simpler structure with fewer power switches and lower costs. Considering the lower number of switching devices required in the proposed typology, these efficiency and reliability of the presented converters are higher than those of the conventional ones. As only one switch is used in the developed structure, voltage stresses on the Z-source converter decreases in each period, which maintains voltage stress low and steady across the switch. Another desirable feature of the proposed topology is reduced converter size and volume with a maximum theoretical and practical efficiency of 97 to 94.05%, respectively. Moreover, these converters need low input voltage and provide the required amount of output voltage in small duty cycles. The theoretical and operational analysis of the designed converter and its comparison with other counterpart converters (e.g., isolated Z-source converters) is presented. The simulation and experimental results confirm the applicability of the proposed system.

**INDEX TERMS** Galvanic isolation transformer, DC-DC power converter, Z-source network, simulation analysis, reduced switches.

#### **I. INTRODUCTION**

Because of the ever-growing demand for renewable energy resources, such as photovoltaic systems, wind turbines, and fuel cells, considerable attention has been directed to such resources. Therefore, the need for high voltage (HV) DC-DC power supplies is now highly tangible. In general, conventional DC-DC topologies are categorized into with and without transformer topologies. Although the technology of these typologies has been widely investigated and recognized, they have a fairly large size, impose high costs, and yield low efficiency owing to their single structure in complex

The associate editor coordinating the review of this manuscript and approving it for publication was Vitor Monteiro<sup>10</sup>.

applications [1], [2]. To eliminate these problems and boost their efficiency, DC-DC converters with HV gains should be utilized [3]; therefore, Z-source (ZS) networks have been considered.

The concept of ZS networks was first introduced by Peng in 2003 [4]. This network refers to a one- stage increment/ decrement converter that has the potential to augment voltage through a capacitive inductive impedance network located between the source and the inverter. In this converter, no additional DC-DC solvents are required. In addition, as voltage sources are not allowed for use in this type of inverter, shortcircuit intervals are placed in the legs of the inverter for voltage increment. Because short circuit intervals are permitted to be used in the legs of the converter as part of the power conversion process, this converter is not sensitive to noise switching. Furthermore, among the advantages of ZS networks are one-step conversion, low number of components, high efficiency, low energy loss, high reliability, and low costs [5]. Provided the characteristics of ZS networks, it has widely been simulated in converters with transformers in modern power systems, such as HVDC networks, smart networks, photovoltaic power plants, wind power plants, and electric vehicle batteries. In these simulations, transformers may be integrated into isolated DC-DC power converters [6]. Therefore, an appropriate power converter is required to connect DC microgrid systems with loads [7] so that a relatively high voltage can be generated using the DC-DC converter [8], as illustrated in Fig. 1.

By locating ZS networks in converters with isolation transformers, achieving higher performance is feasible in approximately all types of energy conversion, including AC-AC, DC-DC, AC-DC, and DC-AC. Among them, DC-AC energy conversion, and thus the topology of DC-AC converters has garnered a considerable attention. Moreover, ZS-based converters have several drawbacks, such as discontinuous input current, limitedboost factor 1/(1-2D), where D represents the duty cycle in a short circuit [9]. In addition, D must be increased to achieve an HV gai; however, it causes HV tensions in network components [10]. Therefore, a variety of topologies for ZS-based DC-DC converters have been proposed using magnetic connection methods (e.g., methods that use transformers) to eliminate this problem, optimize voltage gain, and reduce voltage stress [11].



**FIGURE 1.** Typical architecture of independent and integrated DC microgrids.

The current study primarily concentrates on ZS-based DC-DC converters with isolation transformers. These converters are capable of enhancing voltage gain by adjusting the turn ratio of transformers [12], and have higher reliability and safety compared to non-isolated converters [13].

However, the switches in these converters might undergo intense voltage pressures owing to the leakage inductance of transformers [14]. To overcome this problem, a resistive capacitive diode is required [15]; nonetheless, it boosts power loss and declines efficiency. Another solution is to utilize active-clamp circuits [16], which eliminates voltage spike without increasing power loss. However, another power switch is required, which imposes higher costs and enhances control complexity. Moreover, the use of high-frequency transformers with complicated configurations in isolated DC-DC converters increases the costs, size, and weight of the converters [14], [15], [17], [18].

Another less-recognized method to solve the problems associated with the use of converters with isolation transformers is to reduce the number of active and inactive components of these converters. Hence, the size, weight, and related costs decrease. It is also possible to highly benefit from the desirable characteristics of isolation transformers. Furthermore, unnecessary active elements, such asinsulated gate bipolar transistor (IGBT) or metal-oxide-semiconductor field-effect transistor (MOSFET) with high power and frequency require the addition of heat-sink and drive circuits, which promotes the control complexity of these converters [19].

This study introduces an optimized structure for Z-source DC-DC converters based on galvanically isolation transformers with a reduced number of switches and diodes as an alternative to conventional isolated Z-source DC-DC converters. In the proposed topology, by reducing voltage stress on the elements of the Z-source network, a fewer number of constituents (e.g., switches and diodes) are needed, voltage tension on active elements decreases, and using double-winding isolation transformers becomes feasible. Therefore, the proposed converter exhibits a high efficiency concerning its expenses, size, and weight. The simulation analysis is conducted using the MATLAB software and several experiments are performed to evaluate the characteristics of the proposed converter.



**FIGURE 2.** Classification of conventional isolated and non-isolated DC-DC converters.



FIGURE 3. Conventional isolated DC-DC converter based on Z-source.



FIGURE 4. Proposed isolated DC-DC converter based on the Z-source network.

Photovoltaic panels, fuel cells, and wind turbines on a small scale (20 to 150 V) should be adjusted by dc-dc converters in order for their low voltage to reach higher dc-link voltage (between 200 and 600 V) [20]. The proposed impedance-source isolated dc-dc converter with an output voltage of 206 V is located in the range of 200 to 600 V before being connected to the network of 110, 230, and 400 V AC [21], [22]. Therefore, the proposed converter is a promising device for photovoltaic panels, fuel cells, and wind turbines.

# II. CONVENTIONAL DC-DC CONVERTERS WITH ISOLATION TRANSFORMERS

Conventional DC-DC converters are mainly divided into non-isolated and isolated types, as illustrated in Fig. 2. Non-isolated typologies include Boost-Buck, Boost, Cuk, Zeta, and SEPIC types. Among isolated typologies are forward, flyback, push-pull, full-bridge, and half-bridge circuits. To connect renewable systems to the power grid with a low input voltage, one of the most promising options is to use DC-DC converters with isolation transformers and a DC bus at the high voltage side [23]–[26]. However, owing to their single, they have large sizes, impose elevated costs, and reduce efficiency structure in complex applications.

## III. PROPOSED TOPOLOGY AND ITS OPERATING PRINCIPLES

Wang et al, presented isolated DC-DC converters based on Z-source networks for use in renewable energy systems [19]. Fig. 3 illustrates that the structure of these converters is comprised of four main parts: 1) z-source impedance network, 2) single-phase full-bridge inverter, 3) step-up isolation transformer, and 4) single-phase voltage doubler rectifier (VDR). These converters consist of many switches in their structure, which occupy a large system space, increase converter weight, and consequently boost costs. In addition, the switches undergo an intense pressure of HV because of the leakage inductance of transformers. Therefore, all switches exhibit significant energy losses, and thus the quality of output power decreases on the primary side of the transformer. Using many switches at high power and frequency also necessitates the addition of heat-sink and drive circuits, which increases the control complexity of these converters. Consequently, some measures have been offered in the present study to eliminate these problems.

The proposed Z-source converter consists of a unique impedance network and a galvanically isolation transformer, as depicted in Fig. 4. It contains a Z-source network comprising inductors ( $L_1$ ,  $L_2$ ), capacitors ( $C_1$ ,  $C_2$ ), and diodes ( $D_1$ ), a power switch (S), a galvanically isolation transformer (T), VDRs consisting of diodes  $D_2$  and  $D_3$ , capacitors  $C_3$ ,  $C_4$ , and  $C_f$ , and a blocking capacitor in series with the primary winding of the transformer. The blocking capacitor is required to isolate the DC component from the input voltage of the transformer so as to hinder its saturation.



FIGURE 5. Equivalent circuits of the Z-source DC-DC converter in the (a) shoot-through transfer mode, and (b) non-shoot-through transfer mode.

The Z-source converter alters voltage by switching the power switch (S). To change voltage, the converter directs it toward the isolation transformer, and ultimately, the required DC voltage is obtained via VDR modifications. Moreover,  $D_1$  is used to prevent the discharge of the capacitor onto the DC source. Therefore, the presence of this diode in series with the DC source causes discontinuities in the source current.

### A. OPERATING PRINCIPLES OF THE PROPOSED CIRCUIT

In terms of the structure of the proposed converter, if the impedance network is symmetrical, we can write:

$$L1 = L2 = L.C1 = C2 = C,$$
 (1)

$$v_{L1} = v_{L2} = v_L V_{C1} = V_{C2} = V_C,$$
 (2)

where  $V_C$  and  $V_L$  represent the average voltage value at both ends of capacitors and instantaneous voltage value on both sides of inductors, respectively.

Siwakoti *et al.* discussed that the impedance source converter has the shoot-through transfer and non-shoot-through transfer operating modes [10]. Fig. 5 indicates the equivalent circuits of the Z-source converter.

Considering Equations (1) and (2) and Fig. 5(a), the following relationships are obtained:

$$v_{L.sh} = V_C. \tag{3}$$

$$\mathbf{v}_{i.sh} = 2\mathbf{V}_{\mathbf{C}}.\tag{4}$$

$$\mathbf{v}_{\mathrm{pn.sh}} = \mathbf{0},\tag{5}$$

where  $v_i$  and  $v_{pn}$  represent the input and output voltages of impedance sources, respectively.

According to Equations (1) and (2) and Fig. 5(b), the relationships can be expressed as follows:

v<sub>L</sub>

$$L_{nsh} = V_{in} - V_C, \tag{6}$$

$$\mathbf{i}_{i,nsh} = \mathbf{V}_{in},\tag{7}$$

$$v_{pn.nsh} = V_C - V_L = 2V_C - V_{in}.$$
 (8)

In a stable system, the average voltage of the two ends of an inductor in one switching period ( $T_{sw} = T_{sh} + T_{nsh}$ ) is equal to zero based on the principle of voltage balance, the following equation is formed:

$$v_{L.av} = \int_0^{T_{sh}} v_L dt + \int_0^{T_{nsh}} v_L dt = 0,$$
 (9)

where  $v_{L,av}$  represents the average voltage value at both ends of the inductor. To calculate the second integral in Equation (9), a new time origin is considered. By substituting the values of  $v_L$  from Equations (4) and (7) into Equation (9), the result can be expressed as follows

$$v_{L} = \overline{v_{L}} = \frac{T_{sh} (V_{C}) + T_{nsh} (V_{in} - V_{C})}{T_{sw}} = 0.$$
 (10)

Based on Equations (5) and (8), the average value of the DC-link voltage between the power switches (S) (i.e.,  $v_{pn.av}$ ) can be computed a

$$v_{pn.av} = \frac{(T_{sh} \times 0) + T_{nsh}(2V_{C} - V_{in})}{T}$$
  
=  $\frac{T_{nsh}}{T_{nsh} - T_{sh}} V_{in} = \frac{1 - D}{1 - 2D} V_{in}.$  (11)

Using Equation (11), the peak output voltage of the Zsource impudence can be expressed as follows

$$v_{pn.max} = V_C - v_L = 2V_C - V_{in}$$
$$= \frac{T_{sw}}{T_{nsh} - T_{sh}} V_{in} = BV_{in}.$$
(12)

where, B is theboost factor induced by the shoot-through mode and is greater than or equal to 1 (B  $\geq$  1), therefore

$$B = \frac{T_{sw}}{T_{nsh} - T_{sh}} = \frac{1}{1 - 2(\frac{T_{sh}}{T_{sw}})} = \frac{1}{1 - 2D} \ge 1, \quad (13)$$

where D represents the shoot-through duty cycle, which satisfies  $0 \le D \le 0.5$ . The shoot-through duty cycle is equal to  $\frac{T_{sh}}{T_{row}}$ .

 $\hat{From}$  Equation (13), shoot-through duty cycle can be measured as follows:

$$D = (B - 1)/2B,$$
 (14)

The converter performance highly depends on the voltage of the capacitor in the Z-source network. From Equations (2) and (13), the average voltage at both ends of the capacitor (VC) is obtained as follows:

$$V_{C1} = V_{C2} = V_C = \left(\frac{1 - \frac{T_{sh}}{T_{sw}}}{1 - \frac{2T_{sh}}{T_{sw}}}\right) V_{in} = \frac{1 - D}{1 - 2D} V_{in}.$$
 (15)

By substituting Equations (13) and (14) into Equation (15), the voltage of the capacitor in the Z-source network is computed as follows:

$$V_{\rm C} = \frac{{\rm B}+1}{2{\rm B}}{\rm B}V_{\rm in} = \frac{{\rm B}+1}{2}V_{\rm in}.$$
 (16)

As illustrated in Fig. 7, the boost factor can be controlled by straight lines as follows:

$$\tan a_1 = \frac{V_{Ca} - V_p}{\frac{T_{sh}}{4}},$$
(17)

$$\tan a_2 = \frac{V_{Ca}}{\frac{T_{sw}}{4}},\tag{18}$$

where  $V_{Ca}$  is the peak value of the triangular carrier signal.

Therefore, as angles  $a_1$  and  $a_2$  are equa, D can be estimated as follows

$$\frac{T_{sh}}{T_{sw}} = \frac{V_{Ca} - V_p}{V_{Ca}} = D.$$
(19)

By substituting Equation (19) into Equation (13), the boost factor can be calculated as follows

$$B = \frac{1}{1 - 2\left(\frac{V_{Ca} - V_{P}}{V_{Ca}}\right)} = \frac{V_{Ca}}{2V_{P} - V_{Ca}}.$$
 (20)

Based on Equations (19) and (20), if  $V_{Ca}$  is constant and  $V_P$  increases, D and B reduce. According to Equation (15),  $V_C$  decreases under these conditions.

Capacitor voltage functions as a voltage stress on the capacitor and can be estimated using Equations (16) and (20) using.

$$S_{C} = V_{C} = \frac{V_{p}}{2V_{p} - V_{Ca}}V_{in}.$$
 (21)

Therefore,  $V_P$  cannot be less than  $\frac{V_{Ca}}{2}$ . If  $V_P = \frac{V_{Ca}}{2}$ ,  $V_C$  approaches infinity, which indicates the HV stress on the capacitors of the impedance networ

Ellabban et al, proved that the DC voltage is a discontinuous unipolar pulse [27]. Hence, the DC voltage, as the input voltage on the primary side of the transformer, can alter the input voltage becausen  $n = N_{tp}/N_{ts}$ . In addition, the output voltage of VDR can gain the required DC voltage on the secondary side of the transformer:

$$V_{C3} = V_{C4} = nV_C = \frac{n(1-D)}{1-2D}V_{in}.$$
 (22)

From Equations (11) and (22), we can write

$$V_{out} = \frac{n}{1 - 2D} V_{in}.$$
 (23)

Therefore, the DC voltage gain is calculated as follows

$$G = \frac{n}{1 - 2D}.$$
 (24)

If the capacitors and inductors of the impudence network are appropriately determined, the proposed converter can function effectively in a wide range of voltages and loads despite discontinuous input voltage [28]. Compared to conventional Z-source DC-DC converters, the proposed converter elevates output DC voltage as the number of active elements are reduced. Furthermore, the secondary winding of the isolation transformer should have two more rotations to maintain the DC voltage gain. Therefore, the introduced converter achieves higher efficiency, simpler operation, and lower cost than those of the conventional Z-source converters.

Operating principle of the proposed structure described in Fig. 6 contains two switch modes that occur during the switching period (T)

First mode  $[t_1; t_2]$ : S is on and  $D_1$  is off. Capacitors  $(C_1, C_2)$  are discharged and inductors  $(L_1, L_2)$  start being charged. Therefore,  $D_3$  conducts the current, and  $D_2$  is reverse biased. In addition,  $C_4$  is charged, whereas  $C_3$  discharges load current.

Second mode[ $t_2$ ;  $t_3$ ]: S is off and D<sub>1</sub> is on. Under this condition, capacitors (C<sub>1</sub>, C<sub>2</sub>) are charged, and inductors (L<sub>1</sub>, L<sub>2</sub>) start being discharged. Thus, D<sub>2</sub> conducts the current and D<sub>3</sub> is reverse biased. In addition, C<sub>3</sub> is charged, whereas C<sub>4</sub> discharges load current.



FIGURE 6. Equivalent circuits of the proposed topology for its main operation modes: (a) shoot-through, and (b) non-shoot-through.

## B. CONTROL STRATEGY OF THE PULSE WIDTH MODULATION (PWM)

The performance of isolated Z-source converters can be controlled using various schemes of PWM, including simple boost, maximum boost, and constant boost controls [4], [5] In this study, the simple control boost scheme is employed as a control strategy. The simple boost control scheme for the proposed converter involves the comparison of a triangular wave signal with an adjustable DC reference, called V<sub>P</sub>. Consequently, duty cycle of the switching pulse can be changed to fabricate the required and desirable converter. Fig. 7 shows the control strategy of the proposed structure. These results show that despite the discontinuous input current,  $I_{L1}$  and  $I_{L2}$ operate in the continuous conduction mode (CCM).



**FIGURE 7.** PWM switching scheme for simple boost control of the proposed converter.

# IV. DESIGN OF IMPEDANCE NETWORK CAPACITORS AND INDUCTORS

#### A. INDUCTOR

To determine the values of inductances, induction capacity should be relatively small. If induction capacity is large, power and system losses increase, which leads to the discontinuity of alternating current and increases the complexity of the control system. Furthermore, a moderately small induction capacity prevents inductor current ripple [14].

During the short circuit, the inductors are charged by the capacitor; thus, inductor current ripple can be determined as follows:

$$\Delta i_{\rm L} = \frac{T_{\rm sh} V_{\rm C}}{L} = \frac{D T_{\rm sw} V_{\rm C}}{L}.$$
(25)

From Equations (14), (16), and (25), the following equation is achieved:

$$\Delta i_{\rm L} = \frac{{\rm B}^2 - 1}{4{\rm B}} \frac{{\rm T}_{\rm sw} {\rm V}_{\rm in}}{{\rm L}}.$$
 (26)

Therefore,  $\Delta i_L$  increases with an increasing  $T_{sw}$  or  $V_{in}$ ; however, it decreases with an increasing L. If B = 1or D = 0, then  $\Delta i_L = 0$ . By substituting Equation (20) into Equation (26), inductor current ripple is calculated as follows:

$$\Delta i_{\rm L} = \frac{V_{\rm Ca} V_{\rm p} - V_{\rm p}^2}{V_{\rm Ca} (2V_{\rm p} - V_{\rm Ca})} \frac{T_{\rm sw} V_{\rm in}}{\rm L}.$$
 (27)

Equation (27) indicates that variations in V<sub>P</sub> have a significant effect on  $\Delta i_L$ . Therefore, if V<sub>P</sub> =  $\frac{V_{Ca}}{2}$  or D = 0.5,  $\Delta i_L$  approaches infinity.

#### **B.** CAPACITOR

During the short circuit mode, capacitors are discharged. Thus, capacitor voltage ripple can be computed as follows

$$\Delta V_{\rm C} = \frac{T_{\rm sh} I_{\rm L}}{\rm C} = \frac{{\rm D} T_{\rm sw} I_{\rm L}}{\rm C}, \qquad (28)$$

$$I_{\rm L} = \frac{1 - D}{1 - 2D} I_l,$$
 (29)

$$I_l = \frac{V_C}{R_l},\tag{30}$$

where  $I_L$  an  $I_l$  are the average inductor and load currents, respectively.

Considering equations (28), (29), and (30), the following equation can be established:

$$\Delta V_{\rm C} = \frac{D(1-D)}{1-2D} \frac{T_{\rm sw} I_{\rm L}}{C} = \frac{D(1-D)}{1-2D} \frac{T_{\rm sw} V_{\rm C}}{CR_{\rm l}}.$$
 (31)

Substituting Equation (15) into Equation (31) results in the following relationship

$$\Delta V_{\rm C} = D(\frac{1-D}{1-2D})^2 \frac{T_{\rm sw} V_{\rm in}}{CR_l} = \frac{(B+1)(B^2-1)}{8B} \frac{T_{\rm sw} V_{\rm in}}{CR_l}.$$
 (32)

Equation (32) suggests that  $\Delta V_C$  increases by an increase in  $T_{sw}$  or  $V_{in}$ . Additionally, if B = 1 or D = 0,  $\Delta V_C = 0$ . By substituting Equation (20) into Equation (32), capacitor voltage ripple can be estimated as follows:

$$\Delta V_{\rm C} = \frac{V_{\rm p} (V_{\rm Ca} V_{\rm p} - V_{\rm p}^2)}{V_{\rm Ca} (2V_{\rm p} - V_{\rm Ca})^2} \frac{T_{\rm sw} V_{\rm in}}{CR_l}.$$
 (33)

Based on Equation (33), changes in V<sub>P</sub> substantially influenc  $\Delta V_C$ ; thus, if V<sub>P</sub> =  $\frac{V_{Ca}}{2}$  or D = 0.5,  $\Delta V_C$  approaches infinity.

Dof	Circuit structure	DC voltage	Duty cycle	No. of $SC^*$		No. of $\mathrm{MC}^*$		No.	NP <sup>*</sup> ,	FLE <sup>*</sup> ,	A durante construction defined transformers	
Kei		gain	range	$D^*$	s*	$L^*$	$\mathrm{CL}^*$	TR*	of C*	W	(%)	Advantages(+) and disadvantages(-)
[29]		2·n (1-2.D)	0 < D< 0.75	3	4	2	0	1	4	250	95	+ continuous input current - relatively high number of PCs*
[30]		n (1-2.D)	0 < D < 0.75	4	2	4	0	1	6	300	92	<ul> <li>+ double input possibility</li> <li>+ low number of switches</li> <li>+ continuous input current</li> <li>- high number of passive components</li> <li>- high voltage stress of switches</li> </ul>
[31]		2-n (1-2.D)	0 < D < 0.5	3	4	2	0	1	8	100	95	<ul> <li>+ continuous input current</li> <li>- high number of passive components</li> <li>- high voltage stress of switches</li> </ul>
[32]	$ \underbrace{ \begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $	1 (1-2.D)	0 < D < 0.5	2	5	4	0	1	5	300	97.4	<ul> <li>magnetically integrated ISN</li> <li>continuous input current</li> <li>high voltage stress of switches</li> <li>high number of components</li> </ul>
[33]	D1 T1+a11 *L3 *L1 S4 53 53 53 53 1 5 2 C2 C1 3 1 53 53 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3 1 5 3	2.n (1-(1+m).D)	$0 < D < 0.5 + \frac{1}{2.(1+m)}$	3	4	0	1	1	3	500	93	<ul> <li>+ high voltage step-up at the input stage</li> <li>+ low number of passive components</li> <li>- high voltage stress of switches</li> <li>- discontinuous input current</li> </ul>
[34]		<u>n·(1-d)</u> (1-2.D)	0 < D < 0.5	5	4	2	0	1	3	500	96	<ul> <li>discontinuous input current</li> <li>limited performance due to LC filter</li> </ul>
<b>Proposed</b> topology	Fig. 4	n (1-2.D)	0 < D < 0.5	3	1	2	0	1	4	206 9	94.05	<ul> <li>+ single switch</li> <li>+ high power density</li> <li>- discontinuous input current</li> </ul>

#### TABLE 1. Comparison of the proposed galvanically isolated Z-source DC-DC converter with other similar converters.

SC\*: semiconductor component, MC\*: magnetic component, D\*: diode, S\*: switch, L\*: inductor, LC\*: coupled inductor, TR\*: transformer, C\*: capacitor, PC\*: passive component, NP\*: Nominal Power, FLE\*: Full Load Efficiency.

# V. A COMPARISON BETWEEN THE PERFORMANCE AND STRUCTURE OF THE PROPOSED AND SIMILAR CONVERTERS

Table. 1 summarizes the main topologies of the galvanically isolated Z-source DC-DC converters. In addition to the converter introduced in [19], six other converters with improved structures are compared with the introduced converter in terms of the number of passive and semi-conductive components and maximum duty cycle of switches. The advantages and disadvantages of each converter is listed in Table.1. Many studies have focused on increasing DC voltage in the boost mode and neglected reducing passive and active elements. Therefore, the proposed topology has not only high output DC voltage but also the least number of active components in comparison with the those of the other converters.

#### **VI. SIMULATION AND EXPERIMENTAL RESULTS**

Performance of the designed converter is evaluated through simulations in MATLAB/SIMULINK and testing the built prototype. The ideal methods of non-active components (inductors, capacitors, and an isolation transformer) are utilized to simplify the analysis. The simulation parameters of the proposed device and the specifications of the semiconductor components are presented in Tables. 2 and 3, respectively.

## A. SIMULATION RESULTS

Conventional isolated Z-source DC-DC converters with four MOSFET switches, require a spacious system space, have high weights, and thus impose substantial costs. On the contrary, the proposed converter with only one MOSFET switch not only has the benefits of conventional isolated Z-source DC-DC converters but also decreases costs and

 TABLE 2. Simulation parameters of the proposed Z-source DC-DC converter.

Parameter	Symbol	Value
Input voltage range, V	Vin	50
Maximum input current, A	Iin	6.5
Output voltage, V	Vout	206
DC-Link voltage, V	Iout	107
Duty cycle	D	0.25
Capacitance of ZS capacitors, $\mu F$	$C_1, C_2$	450
Inductance of ZS inductors, $\mu H$	$L_1, L_2$	50
Capacitance of output capacitors, $\mu F$	C3, C4	51
Converter power rating, W	Р	206
Switching frequency, kHz	$\mathbf{f}_{\mathrm{sw}}$	100
Transformer turns ratio	n	2
Resistive load, $\Omega$	R	200

 
 TABLE 3. Electrical specifications of the semiconductor components used in simulation and experiments.

Component	Туре	Specifications					
S	Infineon SPP20N60C3						
$D_1$	Vishay V60D100C	$ \begin{aligned} V_{\text{RRM}} = 100 \text{ V};  V_{\text{F}} = 0.66 \text{ V} \\ I_{\text{F}(\text{AV})} = 2 \times 30 \text{ A} \text{ (common cathode)} \end{aligned} $					
D <sub>2</sub> , D <sub>3</sub>	CREE C3D02060E						

required space and weight. Furthermore, reducing the number of switching devices enhances the efficiency and reliability of the converter [29].

The simulation results in Figs. 8(a) and (b) show that the voltage and input current of the suggested Z-source DC-DC converter are  $V_{in} = 50$  V and  $I_{in} = 6.5$  A, respectively, with a duty cycle of 0.25 (D = 0.25), which generates an output voltage of 206 V (Vo = 206 V) and an output current of 1 A  $I_0 = 1$  A). The waveforms of output voltage and current are displayed in Figs. 8(c) and (d). The capacitors of VDR are charged asymmetrically as predicted analytically. The simulated current of inductors and voltage of capacitors in the Z-source network are  $I_{L1} = I_{L2} = 6.5$  A and VC<sub>1</sub> = V<sub>C2</sub> = 73V, which are illustrated in Figs. 9(a)–(d), respectively.

Fig. 10(a) exhibits a maximum voltage of 107 V on the DC-link (V<sub>pn</sub>). A magnified view of DC-link voltage is depicted in Fig. 10(b). Moreover, the highest voltage stress (reverse-bias voltage) of diode D1 is-107 V, as indicated in Fig. 10(c). Similarly, Figs. 10(d–(e) depict the voltage waveforms of the transformer on the primary side ( $V_{TR,pr} = 107$  V) and secondary side ( $V_{TR,sec} = 207$  V).

Compared to the structures of conventional isolated Z-source DC-DC converters displayed in Fig. 3 and improved isolated Z-source DC-DC converters presented in Table. 1, typology of the proposed isolated Z-source converter consists of only one switch, which increases its simplicity, and yet



FIGURE 8. Simulation results of the proposed converter for (a) input voltage, (b) input current, (c) output voltage, and (d) output current.



**FIGURE 9.** Simulation results of the proposed converter: (a) inductor current  $I_{L1}$ , (b) inductor current  $I_{L2}$ . (c) capacitor voltage  $V_{C1}$ , and (d) capacitor voltage  $V_{C2}$ .

yields a high output voltage gain. Therefore, the presented converter can be utilized in various applications.

#### **B. EXPERIMENTAL RESULTS**

A 200 W prototype converter was assembled to perform experimental tests on the proposed topology. The prototype



**FIGURE 10.** Simulation results of the proposed converter: (a) DC-link voltage V<sub>pn</sub>, (b) zoomed view of DC-link voltage V<sub>pn</sub>, (c) maximum voltage across D<sub>1</sub>, (d) primary voltage of the isolation transformer V<sub>TR,pr</sub>, and (e) secondary voltage of the isolation transformer V<sub>TR,sec</sub>.

and its technical specifications are displayed in Fig. 4 and Table. 2, respectively. The experimental parameters match the simulated parameters presented in Subsection VI. A.

The Z-source network comprises a coupled inductor that is made of ferrite material N87 with a magnetizing inductance of 24  $\mu$ H, and is wound on an EFD25 core. The isolation transformer is wound on the ETD34 core with a magnetizing and primary-side leakage inductances of 35.5 and  $0.65\mu$ H, respectively. Capacitors of the Z-source network are operated with electrolytic multilayered capacitors connected in parallel. Each capacitor of the Z-source network includes 3 EKZN101ELL151MJ25S capacitors operated at 100 V with a capacity of 150  $\mu$ F. Moreover, two EGXF251ELL510MK25S capacitors with a capacity of 51  $\mu$ F and voltage of 250 V are connected in series to form the VDR. All diodes are Silicon (Si)-based orSilicon carbide (SiC)-based Schottky diodes. Si- and SiC-based Schottky diodes are placed on the input (low voltage) and the output (HV) sides, respectively. The types and electrical specifications of semiconductors are presented in Table. 3. The prototype is constructed using SPP20N60C3 MOSFET (600 V and 20.7 A). For the half- and full-bridge methods, two and four MOSFET switches are needed, respectively, whereas the proposed typology requires only one MOSFET switch.



FIGURE 11. Experimental results: (a) input voltage and current, and (b) output voltage and current.

The experimental results with an input DC-adjusted voltage of 50 ( $V_{in} = 50$  V) and a duty cycle of 0.25 (D = 0.25) are illustrated in Figs. 11–13.

Figs. 11(a) and (b) indicate that the experimentally estimated values for the input voltage  $(V_{in})$ , input current  $(I_{in})$ , output voltage  $(V_{out})$ , and output current  $(I_{out})$  are 50 V, 6.5 A, 200 V, and 1 A, respectively. Under the same condition, the measured output voltage decreased by 6 V compared to the output voltage obtained using the voltage drop principle, as discussed in Subsection VI. A.

Currents of  $L_1$  and  $L_2$  ( $I_{L1}$  and  $I_{L2}$ ) and the voltages of  $C_1$ and  $C_2$  ( $V_{C1}$  and  $V_{C2}$ ) are illustrated in Figs. 12(a) and (b). The measured current for both inductors is 6.5 A ( $I_{L1} = I_{L2} = 6.5$  A), maximum inductor current ripple is 4.1 A, and capacitor voltage is 66 V ( $V_{C1} = V_{C2} = 66$  V). Although simulation and measured values of inductor currents are identical, theoretical voltages of capacitors ( $V_{C1} = V_{C2} =$ 73 V) declined by 7 V in comparison with the corresponding experimental results ( $V_{C1} = V_{C2} = 66$  V), as illustrated in Figs. 9(c) and (d).



FIGURE 12. Experimental results: (a) inductor currents  $I_{L1}$  and  $I_{L2},$  and (b) capacitor voltages  $V_{C1}$  and  $V_{C2}.$ 

Fig. 13 (a) and (b) exhibits the experimental waveforms of the peak value of DC-link voltage ( $V_{pn}$ ) and maximum voltage stress of D<sub>1</sub>, respectively. The experimentally measured value for the DC-link and diode voltages were 100 V ( $V_{pn} = 100$  V) and -100 V ( $V_{D1} = -100$  V), respectively. Similarly, Fig. 13(c) presents the voltage waveforms of the primary and secondary transformer sides. The measured primary and secondary voltages of the transformer were 100 V ( $V_{TR,pr} = 100$  V) and 200 V ( $V_{TR,sec} = 200$  V), respectively. These values partially differ from the theoretical values presented in Subsection VI. A. ( $V_{pn} = 107$  V,  $V_{D1} = -107$  V,  $V_{TR,pr} = 107$  V,  $V_{TR,sec} = 207$  V).

The experimental results slightly differ from the simulation results, which can primarily be attributed to the leakage inductance of the coupled inductors in the Z-source network, leakage inductance of the transformer, equivalent series resistance (ESR) of each component, voltage drop owing to the parasitic parameters of passive and active components (particularly VDR diodes in the proposed typology), parasitic resistance of inductance ( $r_L$ ), ESR of capacitors ( $r_C$ ), and equivalent resistance of the drain-source switch ( $r_{DS}$ ).



FIGURE 13. Experimental results: (a) DC-link voltage V<sub>pn</sub>, (b) maximum voltage across D<sub>1</sub>, and (c) primary and secondary voltages of the isolation transformer.

Fig. 14 demonstrates comparisons between the theoretical and experimental results estimated for the efficiency and voltage gain. The theoretical and experimental efficiencies under various loads are shown in Fig. 14(a). The maximum theoretical efficiency of the proposed converter is 97% under



FIGURE 14. (a) Comparison between the theoretical and experimental efficiencies at various loads, and (b) comparison between the theoretical and experimental voltage gains versus duty cycle.

200% of the nominal load and is higher than 90% under 100% of the nominal load. Nonetheless, the maximum experimental efficiency is 94.05%. The efficiency is greater than 86.15% under 100% of the nominal load and decreases by 2.95% under 200% of the nominal load. This reduction can be ascribed to the leakage inductance of coupled inductors in the Z-source network, leakage inductance of the transformer, ESR, parasitic parameters of passive and active components, and diodes of VDR. Furthermore, Fig. 14(b) illustrates the voltage gain curves of the proposed converter with respect to the duty cycle. Fig. 14(b) illustrates that the theoretical and experimental voltage gain of the introduced converter is considerably high for duty cycles in the range of 0.3–0.4.

#### **VII. CONCLUSION**

The performance of the improved galvanically isolated Z-source DC-DC converter was compared with that of conventional isolated Z-source DC-DC converters. The advantages of the proposed converter are as follows: a) generates desirable output voltage just by altering the voltage ratio at the same duty cycle; b) maintains voltage stress dow; thus, the number of required switches reduces, production cost and size of the converter decreases, and efficiency and reliability increas; c) has a simple controlle; hence, no disturbing signals exist; and, d) although the implementation of VDR on the secondary side of the converter reduces the voltage drop, it promotes the efficiency of the rectifier and stabilizes the performance of the converter. Consequently, the proposed converter is a promising candidate for interfacing an input DC source with a nonharmonic DC bus or a DC microgrid owing to its excellent specifications. Theoretical results were verifies using the experimental tests. The measurements on the fabricated prototype proved that it can control a power of 200 W with an efficiency of 94.05%, and provide an output voltage of 200 V.

#### ACKNOWLEDGMENT

(Naser Fakhri and Saeid Gholami Farkoush are co-first authors.)

#### REFERENCES

- W. Si, S. Li, Y. Chen, and S. Cui, "A novel isolated Quazi Z-source DC– DC converter," *Int. J. Inf. Electron. Eng.*, vol. 6, no. 6, pp. 343–347, 2016, doi: 10.18178/IJIEE.2016.6.6.651.
- [2] H. Shen, B. Zhang, D. Qiu, and L. Zhou, "A common grounded Z-source DC–DC converter with high voltage gain," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2925–2935, May 2016, doi: 10.1109/TIE.2016.2516505.
- [3] A. Torkan and M. Ehsani, "A novel nonisolated Z-source DC–DC converter for photovoltaic applications," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4574–4583, Sep./Oct. 2018, doi: 10.1109/TIA.2018.2833821.
- [4] F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003, doi: 10.1109/TIA.2003.808920.
- [5] A. L. Eshkevari, A. Mosallanejad, and M. Sepasian, "A new step-up DC/DC converter based on LCCT Z-source and switched-capacitor cell," in *Proc. 11th Power Electron., Drive Syst., Technol. Conf. (PEDSTC)*, Feb. 2020, pp. 1–6, doi: 10.1109/PEDSTC49159.2020.9088390.
- [6] P. Dworakowski, A. Wilk, M. Michna, A. Fouineau, and M. Guillet, "Lagrangian model of an isolated DC–DC converter with a 3-phase medium frequency transformer accounting magnetic cross saturation," *IEEE Trans. Power Del.*, vol. 36, no. 2, pp. 880–889, Apr. 2021, doi: 10.1109/TPWRD.2020.2995879.
- [7] S. Li, T. A. Haskew, D. Li, and F. Hu, "Integrating photovoltaic and power converter characteristics for energy extraction study of solar PV systems," *Renew. Energy*, vol. 36, no. 12, pp. 3238–3245, 2011, doi: 10.1016/j.renene.2011.02.016.
- [8] N. Tewari and V. T. Sreedevi, "A novel single switch DC–DC converter with high voltage gain capability for solar PV based power generation systems," *Sol. Energy*, vol. 171, pp. 466–477, Sep. 2018, doi: 10.1016/J.SOLENER.2018.06.081.
- [9] H. Shen, B. Zhang, and D. Qiu, "Hybrid Z-source boost DC–DC converters," *IEEE Trans. Industrial Electron.*, vol. 64, no. 1, pp. 310–319, Jan. 2017, doi: 10.1109/TIE.2016.2607688.
- [10] Y. P. Siwakoti, F. Z. Peng, F. Blaabjerg, P. C. Loh, and G. E. Town, "Impedance-source networks for electric power conversion Part I: A topological review," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 699–716, Feb. 2015, doi: 10.1109/TPEL.2014.2313746.
- [11] H. F. Ahmed, M. S. El Moursi, T. Irshad, and E. El-Saadany, "Family of single-phase isolated high-frequency transformer integrated improved magnetically coupled Z-source AC–AC converters," *IET Power Electron.*, vol. 13, no. 9, pp. 1901–1910, Jul. 2020, doi: 10.1049/iet-pel.2019.1568.
- [12] D. Chen and H. Zeng, "A buck type multi-input distributed generation system with parallel-timesharing power supply," *IEEE Access*, vol. 8, pp. 79958–79968, 2020, doi: 10.1109/ACCESS.2020.2990467.
- [13] J. Zhao and D. Chen, "Switched-capacitor high voltage gain Z-source converter with common ground and reduced passive component," *IEEE Access*, vol. 9, pp. 21395–21407, 2021, doi: 10.1109/ACCESS.2021.3054880.

- [14] N. Zhang, D. Sutanto, and K. M. Muttaqi, "A review of topologies of three-port DC–DC converters for the integration of renewable energy and energy storage system," *Renew. Sustain. Energy Rev.*, vol. 56, pp. 388–401, Apr. 2016, doi: 10.1016/j.rser.2015.11.079.
- [15] S. J. Finney, B. W. Williams, and T. C. Green, "RCD snubber revisited," *IEEE Trans. Ind. Appl.*, vol. 32, no. 1, pp. 155–160, Jan. 1996, doi: 10.1109/28.485827.
- [16] D. Chen, J. Jiang, Y. Qiu, J. Zhang, and F. Huang, "Single-stage three-phase current-source photovoltaic grid-connected inverter high voltage transmission ratio," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7591–7601, Oct. 2017, doi: 10.1109/TPEL.2016.2622722.
- [17] M.-K. Nguyen, Y.-O. Choi, G.-B. Cho, and Y.-C. Lim, "Two-switch nonisolated step-up DC–DC converter," *J. Power Electron.*, vol. 18, no. 3, pp. 651–661, May 2018, doi: 10.6113/JPE.2018.18.3.651.
- [18] Z. Aleem, S. L. Winberg, A. Iqbal, M. A. E. Al-Hitmi, and M. Hanif, "Single-phase transformer-based HF-isolated impedance source inverters with voltage clamping techniques," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8434–8444, Nov. 2019, doi: 10.1109/TIE.2018.2889615.
- [19] T. Wang, X. Liu, N. Jin, D. Ma, X. Yang, H. Tang, M. Ali, and K. Hashmi, "Analysis of Z-source inverters in wireless power transfer systems and solutions for accidental shoot-through state," *J. Power Electron.*, vol. 18, no. 3, pp. 931–943, May 2018, doi: 10.6113/JPE.2018.18.3.931.
- [20] Y. P. Siwakoti, P. Chiang Loh, F. Blaabjerg, and G. E. Town, "Magnetically coupled high-gain Y-source isolated DC/DC converter," *IET Power Electron.*, vol. 7, no. 11, pp. 2817–2824, May 2014, doi: 10.1049/ietpel.2013.0957.
- [21] F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004, doi: 10.1109/TPEL.2004.833453.
- [22] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 4, pp. 1159–1171, May 2008, doi: 10.1109/TCSI.2008.916427.
- [23] W.-J. Cha, J.-M. Kwon, and B.-H. Kwon, "Highly efficient step-up DC– DC converter for photovoltaic micro-inverter," *Sol. Energy*, vol. 135, pp. 14–21, Oct. 2016, doi: 10.1016/j.solener.2016.05.024.
- [24] A. Darwish, A. M. Massoud, D. Holliday, S. Ahmed, and B. W. Williams, "Single-stage three-phase differential-mode buckboost inverters with continuous input current for PV applications," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8218–8236, Dec. 2016, doi: 10.1109/TPEL.2016.2516255.
- [25] G. Chu, H. Wen, L. Jiang, Y. Hu, and X. Li, "Bidirectional flyback based isolated-port submodule differential power processing optimizer for photovoltaic applications," *Sol. Energy*, vol. 158, pp. 929–940, Dec. 2017, doi: 10.1016/j.solener.2017.10.053.
- [26] N. H. Saad, A. A. El-Sattar, and A. E.-A. M. Mansour, "Improved particle swarm optimization for photovoltaic system connected to the grid with low voltage ride through capability," *Renew. Energy*, vol. 85, pp. 181–194, Jan. 2016, doi: 10.1016/j.renene.2015.06.029.
- [27] O. Ellabban, H. Abu-Rub, and S. Bayhan, "Z-source matrix converter: An overview," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7436–7450, Nov. 2016, doi: 10.1109/TPEL.2015.2471799.
- [28] S.-C. Choi, J.-H. Lee, Y.-S. Noh, D.-Y. Kim, B.-J. Kim, and C.-Y. Won, "Load and source battery simulator based on Z-source rectifier," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6119–6134, Aug. 2017, doi: 10.1109/TPEL.2016.2617742.
- [29] D. Vinnikov and I. Roasto, "Quasi-Z-source-based isolated DC/DC converters for distributed power generation," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 192–201, Jan. 2011, doi: 10.1109/TIE.2009. 2039460.
- [30] D. Vinnikov, A. Chub, O. Huse, and J. Zakis, "Quasi-Z-source half-bridge DC–DC converter for photovoltaic applications," in *Proc. IEEE Int. Conf. Ind. Technol. (ICIT)*, Mar. 2015, pp. 2935–2940, doi: 10.1109/ICIT.2015.7125531.
- [31] O. Husev, L. Liivik, F. Blaabjerg, A. Chub, D. Vinnikov, and I. Roasto, "Galvanically isolated Quasi-Z-source DC–DC converter with a novel ZVS and ZCS technique," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7547–7556, Dec. 2015, doi: 10.1109/TIE.2015.2455522.
- [32] D. Vinnikov, A. Chub, E. Liivik, and I. Roasto, "High-performance Quasi-Z-source series resonant DC–DC converter for photovoltaic module-level power electronics applications," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3634–3650, May 2017, doi: 10.1109/TPEL.2016. 2591726.

- [33] M.-K. Nguyen, Q.-D. Phan, V.-N. Nguyen, Y.-C. Lim, and J.-K. Park, "Trans-Z-source-based isolated DC–DC converters," in *Proc. IEEE Int. Symp. Ind. Electron.*, May 2013, pp. 1–6, doi: 10.1109/ISIE.2013.6563610.
- [34] H. Cha, F. Z. Peng, and D. Yoo, "Z-source resonant DC-DC converter for wide input voltage and load variation," in *Proc. Int. Power Electron. Conf. (ECCE ASIA)*, Jun. 2010, pp. 995–1000, doi: 10.1109/IPEC.2010.5542140.



**NASER FAKHRI** was born in Tabriz, Iran, in 1988. He received the B.S. degree in electrical engineering and automation from Bushehr University, Iran, in 2017, and the M.S. degree from Azad University, Tehran, Iran, in 2019 and 2021, respectively. His current research interests include Z-source converters, renewable energy power systems, and sneak circuit analysis of power electronic systems.



**MOHAMMAD SALAY NADERI** (Senior Member, IEEE) received the B.Sc. degree in electric power engineering and the M.Sc. degree in electrical engineering from the Sharif University of Technology (SUT), in 1996 and 1998, respectively, and the Ph.D. degree from the SUT, in 2006, which was on partial discharge monitoring and localization within power transformer based on modeling. He joined the Energy Systems Research Group, School of Electrical Engineering and Telecom-

munications (EE&T), UNSW, as a Visiting Research Associate, in 2004, and continued his research work, until late 2005. He worked with Iran Power Generation, Transmission, and Distribution Management Company (Tavanir) as the Deputy Managing Director of the Bureau of Technical and Transmission Network Administration, from 2005 to 2010. In 2010, he joined the Energy Systems Group, School of EE&T, UNSW, as a Lecturer. Subsequently, in 2013, he joined the electric power industry in Australia and worked as a Senior High Voltage Testing and Commissioning Engineer and then as an Engineering Manager. He was involved in advance testing and commissioning of power transformers and switchgear. In addition, he was a consultant to Australian and international companies in the areas, including smart energy solutions, development and requirements of smart cities, power products manufacturing, strategic relationship management with industry and academia to foster new business, science and commercial opportunities, high-voltage engineering, condition monitoring of power equipment, and sustainable energy systems analysis and development. He has been working as the Managing Director at Smart Energy Solutions Group (SESG) Pty Ltd., since 2016. In addition, he is an Executive Technical Officer for investment plans and financial engineering of transmission network at Tavanir, since February 2021.



**SAEID GHOLAMI FARKOUSH** received the B.S. degree in electrical engineering from Azad University, Ardebil, Iran, in 2005, the M.S. degree from the Department of Electrical Engineering, Islamic Azad University, Science and Research Branch, Tehran, Iran, in 2008, and the Ph.D. degree from the Department of Electrical Engineering, Yeungnam University, Gyeongbuk, South Korea, in 2017. He is currently an Assistant Professor with the Department of Electrical Engineering, with the Department of Electrical Engineering.

Yeungnam University. His current research interest includes power factor correction system for EV chargers in the smart grid by using FACTS devices.



**ADEL KHOSHDEL** received the B.Sc. degree in electrical engineering from the Babol University of Technology, Iran, in 2017, and the M.Sc. degree in electrical engineering from the Shiraz University of Technology, Iran, in 2021. His current research interests include control and applications of power electronic converters, energy conversion, and energy management of renewable sources.



**SEUNG-RYLE OH** received the B.E. degree in computer science and engineering from the Kumoh National Institute of Technology, South Korea, in 2000, and the master's degree in electrical engineering from Kyungpook National University, South Korea, in 2014. He is currently working as a Senior Researcher with the Next Generation Transmission & Substation Laboratory, Korea Electric Power Research Institute.



**SOROUSH AGHILI** received the B.S. degree in electrical engineering from Azad University, Shiraz, Iran, in 2019, and the M.S. degree from the Shiraz University of Technology, Iran, in 2021. His current research interests include impedance source inverter families, dynamic modeling of power converters, sliding mode control, and observer design.



**SEUNG KIL CHOI** received the B.S., M.S., and Ph.D. degrees from Hanyang University, South Korea, in 1988, 1990, and 2000, respectively. He worked as the Team Leader of the Research and Development Center, Kwangmyung Electrical Engineering Company. Since March 2001, he has been with the Department of Electrical Engineering, Shin Ansan University, where he is currently an Associate Professor. His research interests include electrical equipments control and

operation. In recent years, he has focused on the eco-friendly technologies to power switches and switchgears.



**SANG-BONG RHEE** received the B.S., M.S., and Ph.D. degrees from Hanyang University, South Korea, in 1994, 1999, and 2004, respectively. He was a Research Professor with the School of Electrical and Computer Engineering, Sungkyunkwan University, South Korea. He is currently an Associate Professor with the Department of Electrical Engineering, Yeungnam University, Gyeongbuk, South Korea. His research interests include a distribution system control and

operation, and artificial intelligence applications to power system protection.