

Received November 12, 2021, accepted December 1, 2021, date of publication December 3, 2021, date of current version December 17, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3132667

# Building Blocks for GaN Power Integration

MICHAEL BASLER<sup>1</sup>, RICHARD REINER<sup>1</sup>, STEFAN MOENCH<sup>1</sup>, (Member, IEEE),  
FOUAD BENKHELIFA<sup>1</sup>, PHILIPP DÖRING<sup>2</sup>, PATRICK WALTEREIT<sup>1</sup>,  
RÜDIGER QUAY<sup>1,2</sup>, (Senior Member, IEEE), AND OLIVER AMBACHER<sup>1,2</sup>

<sup>1</sup>Fraunhofer Institute for Applied Solid State Physics (IAF), 79108 Freiburg, Germany

<sup>2</sup>Institute of Sustainable Systems Engineering (INATECH), University of Freiburg, 79108 Freiburg, Germany

Corresponding author: Michael Basler (michael.basler@iaf.fraunhofer.de)

This work was supported in part by the European Commission (H2020 Program) within the Project “GaNonCMOS” under Grant 721107.

**ABSTRACT** GaN technology is on the advance for the use in power ICs thanks to space-saving integrated circuit components and the increasing number of integrated devices. This work experimentally investigates a number of key building blocks for GaN power integration. First, an overview of the active and passives devices of the technology is given with focus on area-efficient layouts for power transistors and limitations of on-chip capacitors and inductors with comparison to other IC technologies. Digital and analog basic circuits as part of device libraries are examined and optimized with regard to area-efficiency. The NOT gates have active areas as low as  $56.7 \mu\text{m}^2$  and max. static currents of 0.12 mA with high noise margins. Further digital gates are presented. For the analog circuits, differential amplifiers and voltage reference concepts are presented and compared. Finally, GaN power integration is discussed, and integration levels are defined and described. The GaN technology is compared with other IC technologies, and future challenges and perspectives are shown. GaN power integration based on building blocks aims to exploit the full potential of the lateral GaN technology in order to compete with Si-based IC technologies in the future.

**INDEX TERMS** Gallium nitride, integrated circuit technology, power integrated circuits, logic circuits, analog circuits.


## I. INTRODUCTION

GaN wide bandgap performance together with monolithic integration is rapidly evolving new generation of power electronics, which progressively lower size, losses and cost of these systems and its applications. In this manner, first GaN power ICs on cost-effective Si-substrates have successfully entered the market and combine the superior figure-of-merits compared to Si [1]. The lateral structure of the GaN-on-Si technology allows monolithic integration of several devices on a single chip [2], which improves performance due to lower parasitics and reduced assembly effort. A major challenge is the lack of p-type devices, as well as the large structure size compared with Si CMOS [3] or Si BCD (Bipolar-CMOS-DMOS) technologies.

There are already several GaN-on-Si technologies based on the AlGaN/GaN high electron mobility transistor (HEMT) with p-GaN or MIS gate [4]–[13] for GaN power integration. In addition, technologies with Silicon-on-Insulator (SOI) substrates are available as multi-project wafer [14].

The associate editor coordinating the review of this manuscript and approving it for publication was Chi-Seng Lam<sup>1</sup>.

The integration of power devices and peripheral components enables an increase in function and power density in combination with a reliability improvement driven by a continuous further development of the technology. The peripheral components consist of driving, sensing, protection, control, interface [8], and auxiliary power supply. Many different circuits have already been realized in such GaN power platforms to increase and investigate the circuit integration of GaN ICs. These includes digital circuits like logic gates in nMOS logic or direct coupled FET logic (DCFL) [15]–[19] and analog circuits like amplifiers, comparators or references [17], [20]–[24]. Combined or cascaded circuits such as gate drivers [25]–[30], and protection functions [31], [32] can be implemented using digital and analog circuits. The development of these buildings or function blocks allows the realization of more complex circuits consisting of power device(s), driver, control [33] in combination with protection [6] as well as power supply [34]. Furthermore, GaN power ICs consisting of power device(s) and driver(s) are already commercially available from companies such as EPC or Navitas Semiconductor and many more are in the development phase of such ICs [35]. Thus, the integration of



**FIGURE 1.** Multi-project wafer with monolithically integrated GaN power circuits consisting of power devices and additional periphery in a GaN-on-Si technology.

GaN devices has become an obvious technology trend in the GaN power industry.

This work experimentally investigates a number of key building blocks for GaN power integration. Section II shows and describes a typical GaN power IC technology, shown in Fig. 1. This technology is similar to the technologies from [4], [7], [10], [12], [13]. The technology is the basis for the development of the active and passive devices, shown in the section III. Active devices in such technologies have already been intensively investigated. Therefore, only a small overview is given and layout approaches for power transistors are presented. However, passive components are still in the early research phase in these GaN power technologies based on p-GaN gate. For this reason, the on-chip passives are investigated in more detail; their limitations are shown and compared with similar technologies. In section IV, the digital and analog circuits are analyzed and compared with similar work. The circuits include logic gates, amplifiers or comparators. To compete with Si-based BCD IC technologies, these circuits must be fabricated on a small chip area and have low current consumption. The level of integration and a comparison of IC technologies as well as the future challenges and perspectives are discussed in Section V. Section VI concludes this article.

## II. GAN POWER IC TECHNOLOGY

The epitaxial structures of this typical GaN-on-Si technology starts with a low resistive 4-inch Si substrate with a thickness of  $\sim 700 \mu\text{m}$ . A step-graded AlGaIn/GaN buffer and an AlGaIn barrier are grown above [2], [36]. A p-GaN layer with Mg concentration of  $\sim 3\text{-}4 \times 10^{19} \text{ cm}^{-3}$  and a thickness of 50 nm covers the epi-stack and is structured to realize the p-GaN gates. The vertical breakdown of the graded buffer is  $> 750 \text{ V}$  and has a linear dependence with the buffer thickness of  $\sim 150 \text{ V}/\mu\text{m}$  determined at a leakage current of  $1 \mu\text{A}$  [2]. The AlGaIn/GaN heterojunction establishes a highly conductive two-dimensional electron gas (2DEG), which yields in a sheet resistance of  $\sim 800 \Omega/\square$ . The 2DEG is connected with ohmic contacts (OHM). The active devices can be separated by an isolation. A Schottky metal (METFP) is used to form a

gate contact of the HEMT or an anode contact for the Schottky barrier diode (SBD). The threshold voltage is shifted into the positive range by the p-GaN layer and enhancement-mode (e-mode) or depletion-mode (d-mode) devices can thus be fabricated in the same technology. By increasing the depletion length, a higher breakdown voltage can be achieved. Therefore high-voltage (HV) and low-voltage (LV) devices can be fabricated in the same IC. A further increase in the breakdown voltage can be achieved by using multiple field plates. In this technology, the gate field plate is realized with METFP and the source-connected field plate with the interconnection metal (MET1). The field shaping has already been studied in [37]. A lateral field-effect-rectifier (LFER) can be formed from the e-mode HEMT by a gate-to-source connection [38]. A galvanic metallization (METG) realizes a low-resistive connection. A final passivation protects the structures and is opened at the bond pads. The passivation between the AlGaIn barrier and METFP is 100 nm and between METFP and MET1 as well as MET and METG is 300 nm. A breakdown voltage of  $\sim 200 \text{ V}$  is achieved for the passivation between MET and METG, which corresponds to a dielectric strength of  $\sim 0.67 \text{ V/nm}$ . Passive devices such as resistors, capacitors and inductors can be realized using the metal layers. A simplified cross-section of this technology is shown in Fig. 2 with the active and passive devices. Further devices can be integrated in this technology like GaN HEMTs with integrated freewheeling diode [39], [40] or multi-stage cascodes [41].


## III. DEVICES

### A. ACTIVE DEVICES


The HEMT can be divided into three channel sections: Gate-source length  $l_{GS}$ , gate length  $l_G$  and gate-drain length  $l_{GD}$ . The sum corresponds to the channel or drift length given by:  $l_{CH} = l_{GS} + l_G + l_{GD}$ , whereas  $l_{GD}$  corresponds at the same time to the depletion length. The gate head is a T-gate with an overhang of  $0.3\text{-}0.5 \mu\text{m}$  towards the source  $l_{GFP}$  and an overhang of  $0.5\text{-}2 \mu\text{m}$  towards the drain depending on the voltage. The source-connected field-plate has a length  $l_{SFP}$  of  $0.8\text{-}4 \mu\text{m}$ , dimensioned from the gate foot edge to the drain.

Fig. 3 (a) shows the transfer characteristic of e/d-mode devices, measured at  $V_{DS} = 10 \text{ V}$ . The average value of the threshold-voltage  $V_{TH}$  is  $1.0 \text{ V}$  and  $-1.3 \text{ V}$  for each of the 37 devices and has a standard deviation of  $0.07 \text{ V}$  and  $0.26 \text{ V}$ . The histogram is shown in Fig. 3 (b). The threshold voltages can be shifted via the barrier thickness, Al-content and p-GaN layer according to [42] to a typical threshold voltage of about  $2 \text{ V}$ . The additional p-GaN layer reduces the max. saturation current and max. transconductance.


The min. theoretical on-resistance is determined by the drift zone, gate width, and the 2DEG sheet resistance, and given by  $R_{ON} = (l_{CH}/W_G) \cdot R_{\square,2DEG}$ . Fig. 4 (a) shows the on-resistance as function of the channel length for different HEMT structures with different field-plate configurations measured at  $V_{DS} = 0.5 \text{ V}$ . The parameter of the devices



**FIGURE 2.** Simplified cross-section of the GaN-on-Si technology as GaN power IC platform. In the platform, there are different active devices, e-/d-mode HEMTs, Schottky barrier diodes (SBD), and lateral field-effect rectifiers (LFER) as low-voltage (LV) or high-voltage (HV) devices. In addition, there are passive components such as resistors, inductors, and capacitors.




**FIGURE 3.** (a) Transfer characteristic at  $V_{DS} = 10\text{ V}$  and (b) histogram of the threshold-voltage distribution for 37 e-mode and d-mode GaN HEMT devices each. The gate-width is  $100\ \mu\text{m}$ .



**FIGURE 4.** (a) On-resistance as function of the channel length for both types of devices with linear interpolation and (b) breakdown-voltage as function of the gate-drain length determined at  $I_D = 10\ \mu\text{A}$  for e-mode devices.

(all with the same gate width of 1 mm) are listed in Table 1 without field-plate configuration. A linear interpolation of the e-mode devices is also shown. For the d-mode devices, the straight line was only shifted. The breakdown voltage is depend on the depletion zone. Fig. 4 (b) shows the breakdown voltage as function of the gate-drain length determined at  $I_D = 10\ \mu\text{A}$  for devices with small gate-width of  $50\ \mu\text{m}$  and without source-connected field-plate. The increment value is  $2\ \mu\text{m}$ . The dashed line shows the same determined values in a similar technology, resulting in a linear dependence of  $105\ \text{V}/\mu\text{m}$  [2].

A typical output characteristic of an e-/d-mode device of the 12 V-class is shown in Fig. 5 (a). Fig. 5 (b) shows the forward characteristic of the two low-voltage diodes LFER and SBD. The characteristic curve can be linearized by using a turn-on voltage and a differential resistance, which corresponds to the on-resistance:  $V_F = V_{T0} + R_{ON} \cdot I_F$ . The device parameter are listed in Table 1. For the diodes, the channel is divided into anode length  $l_A$  and anode-cathode length  $l_{AC}$ . The turn-on voltage of the LFER is lower than with the SBD. However, the on-resistance of the LFER is higher compared with the SBD due to the asymmetrical structure and the



**FIGURE 5.** (a) Output characteristic of an e-/d-mode 12 V-class HEMT and (b) forward characteristic of a LFER and SBD with inset of the equivalent circuit.

resulting different transconductances in forward and reverse direction [38], [40]. The LFER was realized by an e-mode HEMT with short-circuited gate-source terminal, therefore the drift zone is increased by the  $l_{GS}$ -section.

TABLE 1. Active devices.

		E-Mode			D-Mode		SBD	LFER <sup>3</sup>
Class	V	650	300	100	12	12	-	-
$l_{GD}$ ( $l_{AC}$ )	$\mu\text{m}$	12.5	6	3	1.5	1.5	2.6	2
$l_G$ ( $l_A$ )	$\mu\text{m}$	1	1	0.6	0.6	0.6	1	0.6
$l_{GS}$	$\mu\text{m}$	2	1	1	1	1	-	1
$R_{ON}^1$	$\Omega \times \text{mm}$	14.9	8.7	7.2	6.3	4.7	6.4	12.9
$V_{T0}$	V	-	-	-	-	-	2	1.5
$V_{BD}^2$	V	776	-	182	54	-	-	-
$g_{m,MAX}$	mS	-	-	-	58.3	155.4	-	-

<sup>1</sup> at  $V_{DS} = 0.5$  V ( $\Delta V_F = 0.5$  V)

<sup>2</sup> at  $I_D = 10$   $\mu\text{A}$

<sup>3</sup> E-mode HEMT with gate-source short circuit

The layout of the devices plays an important role for power transistors. With the scaling of the gate width using, a reduction of the on-resistance and a higher current carrying capability can be achieved. The theoretical min. area specific on-resistance  $R_{ON} \times A_{MIN}$  of an active device is limited by:

$$R_{ON} \times A_{MIN} = R_{\square,2DEG} \cdot l_{CH}^2 \quad (1)$$

the gate width is reduced in the equation and without the area for the ohmic contacts and contact pads. The typical layout is the comb structure. However, this structure has its limits in low-voltage applications due to minimum dimensions and clearance of the uppermost low-resistive metallization layer. The layer METG is used in combination with MET1 and OHM to form the fingers of the parallel HEMT segments, shown in Fig. 2 and Fig. 6 (a). Therefore, the drift and/or depletion zone cannot be chosen arbitrary small in large-area devices, but the term goes quadratically into  $R_{ON} \times A_{MIN}$  using (1). An alternative layout is the matrix structure for LV applications. In this structure, only the lower metal layers MET1 and OHM are used for the finger structures. These layers allow a smaller resolution and clearance compared to METG, which allows to shrink the channel. The currents of the finger structures are collected via a 90° rotated bus track, which is realized with METG. The drain and source bus tracks are visible in Fig. 6 (b). A detailed analysis of the two layout structures is presented in [37], [43]. Two large-area e-mode HEMTs were realized on the same chip area ( $2 \times 2$  mm<sup>2</sup>) with different layout structure. The device parameter are listed in Table 2. The gate width of the matrix layout is more than twice as large as that of the comb layout, realized on the same area. Furthermore, the depletion length can be halved. Fig. 6 (a) and (b) shows schematic 3D illustration. The measured output characteristic of both transistors are shown in Fig. 6 (c). The on-resistance  $R_{ON}$ , measured at  $V_{DS} = 0.35$  V, and the area-specific on-resistance  $R_{ON} \times A$  is reduced by 37.5% with the matrix layout. However, the comb structure achieves a higher breakdown voltage and at the same time lower drain leakage currents, and therefore the voltage class for the matrix structure is significantly lower.




FIGURE 6. Schematic 3D illustration of the metallization for source, gate and drain with (a) comb structure, (b) matrix structure and (c) measured output characteristic for e-mode power transistors with the same chip area of  $2 \times 2$  mm<sup>2</sup> and different layouts.

TABLE 2. Layout comparison.

		Comb	Matrix
Class	V	>100	>25
$W_G$	mm	151	353
$l_{GD}/l_G/l_{GS}$	$\mu\text{m}$	3/0.6/1	1.5/0.6/0.7
$A$	mm <sup>2</sup>	4	4
$R_{ON}^1$	m $\Omega$	39.4	23.9
$R_{ON} \times A$	m $\Omega \times \text{cm}^2$	1.6	1.0

<sup>1</sup> at  $V_{DS} = 0.35$  V

TABLE 3. Resistors.

Layer	Metal				Epi.	
	OHM	METFP	MET1	METG	2DEG	
Sheet resistance $R_{\square}$	$\Omega/\square$	$\sim 2$	$\sim 0.1$	$\sim 0.1$	$\sim 0.001$	$\sim 800$
Min. length $l_{MIN}$	$\mu\text{m}$	2	0.5	1	5	2

### B. PASSIVE COMPONENTS

There are two types of resistors available in the GaN power IC technology, metal and epitaxial resistors. The parameter of the resistors are listed in Table 3. In comparison, there are additionally diffused and poly resistors in Si BCD technologies. The resistance is similar to the on-resistance given by:  $R = l/W \cdot R_{\square}$ , whereas  $R_{\square}$  is the sheet resistance of the used layer. However, it is difficult to realize high-resistive resistors in this technology. In this case, 2DEG meander structures must be used, which are not linear and have a saturation current.

In addition to resistors, capacitors can also be integrated. There are the two types, MIM capacitors (shown in Fig. 2) and p-GaN gate capacitors in this technology. The p-GaN gate capacitors offer the counterpart to MOS capacitors from Si-based IC technologies in this technology. The capacitance  $C$  of the MIM capacitors can be calculated by the well-known formula  $C = \epsilon_0 \cdot \epsilon_r \cdot (A/t)$ , whereas the relative permittivity  $\epsilon_r$  and thickness  $t$  of the SiN passivation are process-specific parameters. The thickness of the passivation has been mentioned in section II. The relative permittivity for

TABLE 4. Capacitors.

		MIM	MIM	Stacked MIM	Stacked MIM	p-GaN gate
No. Layer		C1	C2	C3	C4	C5
		OHM	MET1	METFP	OHM	GaN
		METFP	METG	MET1	METFP	AlGaIn
				METG	MET1	p-GaN
					METG	METFP
$C^1$	pF	6.89	2.17	4.64	11.55	11.89
$C/A$	fF/ $\mu\text{m}^2$	0.689	0.217	0.464	1.155	1.189
$ESR$	$\Omega$	2.60	5.44	3.66	1.73	3.29
$Q_{\text{PEAK}}$		208	213	66	83	46
$V_{\text{MAX}}^2$	V	50	>150	150	50	2-6.5

<sup>1</sup> at 4 V

the amorphous SiN is  $\sim 5.4$ - $6.7$ . Its area is a design parameter. By stacking several MIM capacitors, a higher capacitance density can be achieved. Table 4 lists five different on-chip capacitors, realized on the same chip area of  $0.1 \times 0.1 \text{ mm}^2$ . The plate capacitor structures were characterized with a LCR meter at a frequency at 1 MHz with different operating voltages, which measures the capacitance  $C$  and the dissipation factor  $\tan\delta$ . The reciprocal of the dissipation factor is the quality factor  $Q$ . A typical lumped capacitor model includes an ideal capacitor and a resistor called equivalent series resistance  $ESR$ . The  $ESR$  can be calculated using the loss factor as follows:  $ESR = 1/(\omega \cdot C) \cdot \tan\delta$ . Fig. 7 (a) shows the area-normalized capacitance density  $C/A$  as function of the voltage  $V$ . The capacitance and capacitance density are determined at 4 V. The calculated  $ESR$  as function of the voltage is shown in Fig. 7 (b). The stacking technique allows a significantly higher capacitance density. By stacking three MIM capacitors (C4), a capacitance density of  $1.155 \text{ fF}/\mu\text{m}^2$  is achieved. At the same time, all MIM and stacked MIM capacitors have an operating voltage of  $\geq 50 \text{ V}$  at room temperature. The  $ESR$  is very low for the capacitors with the low-resistive metal layer METG. A MOS capacitor in the GaN power IC technology can be realized by additional process steps with extra costs [44]. Another way is to use the gate structure (metal/p-GaN/AlGaIn/GaN) as a capacitor to provide a high capacitance density. The explanation and modeling of the capacitance is described in [44] using the energy band diagram. However, the performance can be affected by increased leakage currents, threshold voltage instability and gate-stress degradation. The capacitance density of all MIM capacitors is exceeded by the p-GaN gate capacitor C5. A more than 5 times higher capacitance density is achieved with the p-GaN gate capacitor compared with the simple MIM capacitor C1. Above the threshold voltage, the capacitance is almost constant until a max. operating voltage. The  $ESR$ , on the other hand, depends strongly on the voltage, but is in the same order of magnitude as the MIM capacitors. The operating voltages range from the threshold voltage to a voltage of 6.5 V. The leakage current at 6.5 V is  $32.6 \mu\text{A}/\text{mm}^2$ . In comparison to the MIM capacitors, this leakage current is very high, which is reflected in a lower peak quality factor. As a comparison,




FIGURE 7. On-chip capacitors C1-C5 from Table 4 (a) area-normalized capacitance density as a function of the voltage and (b) determined ESR as function of the voltage.

in a  $0.25 \mu\text{m}$ -BiCMOS technology, for example, capacitance densities of  $1.1/2.1 \text{ fF}/\mu\text{m}^2$  are achieved [45]. The further development of the MIM capacitors leads to the replacement of conventional insulator materials such as SiN and SiO by materials with a high dielectric constant. With these materials capacitance densities of  $\sim 3$ - $13 \text{ fF}/\mu\text{m}^2$  are possible [46].

In addition to the capacitors, inductors and transformers can also be integrated. There are various examples of on-chip inductor types, such as spiral, toroid, stripline with or without magnet core material. The most commonly used on-chip inductor type is the spiral inductor without core material [47], shown in Fig. 2. In order to calculate the design parameter of a spiral inductor in this technology, a design flow [48] is introduced with simple expression [47], which describes the electrical behavior of the inductor in the relevant working range with sufficiently accuracy. The basis for this design flow is the common lumped inductor model with inductance  $L$ , equivalent series resistance  $ESR$  and parallel capacitance  $C_p$ . Not included in the model are skin effects and eddy currents. Circular and hexagonal spirals are selected due to their improved current distribution compared to rectangle spirals. Two metals are required for a spiral: one for the spiral itself and one for the return wire from inside the spiral. With the inductance and capacitance the self-resonance frequency can be calculated according to  $SRF = 1/(2 \cdot (\sqrt{L \cdot C_p}))$ . The rated current can be calculated by the power loss that can be dissipated through the substrate. The calculation and thermal considerations are carried out in detail in [48]. Table 5 listed the geometry data and extracted inductor parameters, which corresponds to the analytically calculated parameters. Additionally the parameters were verified with EM simulations. The extracted inductor parameters are shown in Fig. 8. These parameters are based on on-wafer two port measurements starting from 100 kHz. All inductances are  $< 24 \text{ nH}$ , but L1 and L3 have only a small  $ESR$  of  $< 2 \Omega$ , due to the realization with METG. The quality factor is given by  $Q = (\omega \cdot L)/ESR$ . In comparison with other on-chip inductors from [49], the peak quality factor of the spiral inductors L1 and L3 are in the same range than other technologies.

TABLE 5. Inductors.

	Circular Spiral		Hexagonal Spiral
	L1	L2	L3
No.	L1	L2	L3
Layer Spiral	METG	MET1	METFP
Return wire	MET1	METFP	MET1
Inner diameter $d_{IN}$	$\mu\text{m}$ 88.6	27.3	115.0
Outer diameter $d_{OUT}$	$\mu\text{m}$ 415.0	160.8	610.0
Turns $n$	8.5	16	7.5
Space $S$	$\mu\text{m}$ 8.6	1.93	10
Width $W$	$\mu\text{m}$ 10.6	1.93	24
Area $A$	$\text{mm}^2$ 0.135	0.002	0.412
Inductance $L$	nH 12.6	~20.0	19.0
Inductance density $L/A$	nH/ $\text{mm}^2$ 99.3	10000.0	46.1
Eq. ser. resistance $ESR$	$\Omega$ 1.6	115.2	1.1
Self-resonant frequency $SRF$	GHz 2.0	>3.0	1.9
Peak quality factor $Q$	5.34	1.63	4.43
Rated current $I^1$	A 0.98	0.037	2.103

<sup>1</sup> at a temperature rise of 40°C




FIGURE 8. On-chip spiral inductors L1-L3 from Table 5 (a) inductance as a function of the frequency and (b) ESR as function of frequency.




FIGURE 9. DCFL inverter as (a) symbol, (b) inverter with different load configurations: active d-mode load, resistive load,  $V_{TH}$ -shifted d-mode load, (c) PCFL inverter, and (d) bootstrapped push-pull stage with DCFL inverter.

#### IV. DIGITAL AND ANALOG CIRCUITS

##### A. DIGITAL CIRCUITS

Digital or logic circuits are essential building blocks for gate driver or other functional sub-circuits. Power consumption is of decisive importance in digital circuits. In Si-based CMOS technologies n- and p-channel transistor are available, which can be used for the same named CMOS logic. However, in the most GaN technologies only n-channel d-/e-mode transistors are available. Thus, no CMOS logic can be realized and the change to NMOS logic or direct-coupled FET logic (DCFL) for HEMTs is inevitable. Generally, the logic inverter (see Fig. 9) consists of a pull-down (PD) and up (PU) device.

TABLE 6. Not gates.

No.		DL	DRL	RL	DL	DRL
		INV1	INV2	INV3	INV4	INV5
$W_{PD}$	$\mu\text{m}$	18	3	30	30	30
$L_{PD}$	$\mu\text{m}$	2.7	2.7	2.7	2.7	2.7
$W_{PU}$	$\mu\text{m}$	3	3+80 <sup>1</sup>	5	5	5+5 <sup>1</sup>
$L_{PU}$	$\mu\text{m}$	2.7	2.7+3 <sup>1</sup>	20	2.7	2.7+20 <sup>1</sup>
$\beta$		6		44.4	6	
$A_{ACTIVE}$	$\mu\text{m}^2$	56.7	256.2	181	94.5	194.5

<sup>1</sup> first d-mode device, second resistor device

Usually the DCFL inverter uses an n-channel e-mode HEMT as PD device and a d-mode transistor with short-circuited gate-source path as PU device. The PU devices acts as an active load and is called d-mode load (DL), as shown in Fig. 9 (b). There are three different load configurations: passive or resistive load (RL), the standard active d-mode load (DL) and  $V_{TH}$ -shifted active d-mode load (DRL). If a resistor is added between gate and source short circuit, the negative threshold voltage of the d-mode transistor is shifted further into positive and the current flow through the transistor is reduced. The DC characteristic of the DCFL inverter is called voltage transfer characteristic (VTC). For an input voltage lower than the threshold voltage of the PD device  $V_{IN} < V_{TH,PU}$  the transistor turns off and high-level output voltage  $V_{OH}$  corresponds to the supply voltage  $V_{DD}$ . However, if the input voltage is  $V_{IN} > V_{TH,PU}$  the transistor turns on and a voltage divider is formed between the PD and PU device. The low-level output voltage can be described by the on-resistance of the two transistors as follows:  $V_{OL} = R_{PD}/(R_{PD} + R_{PU})$ . With the gate width and length of the PU and PD device, the resistance ratio is given by  $\beta = (W_{PD}/L_{PD})/(W_{PU}/L_{PU})$ . A larger value of  $\beta$  results in a sharper transition, a higher  $V_{OL}$  and a higher noise margin. For high performance logics, the ratio must be as large as possible and  $V_{TH,PD}$  must be close to  $V_{DD}/2$ . The low-level input  $V_{IL}$  and the high-level input voltage  $V_{IH}$  is defined at  $dV_{OUT}/dV_{IN} = -1$ . The robustness is defined by two noise margins: low-input noise margin ( $NM_L = V_{IL} - V_{OL}$ ) and high-input noise margin ( $NM_H = V_{IH} - V_{OH}$ ) [19]. Table 6 lists different realized and miniaturized logic inverters in the GaN power IC technology. INV1 and INV2 are critically designed. The active area  $A_{ACTIVE}$  is the area without wiring and ohmic contacts. Fig. 10 (a) shows the VTC at  $V_{DD} = 5$  V of the logic inverter INV4. In the low output state, it applies:  $I_{STAT} = 1.9$  mA,  $V_{OL} = 0.28$ . The low-level input voltage is 1.7 V and the high-level input voltage 2.9 V. The transition region has a width of 1.2 V due to a small resistance ratio of 6. The noise margins are  $NM_L = 1.42$  V,  $NM_H = 2.1$  V. Furthermore, supply voltages above 12 V are possible, whereby the transition regions expands. Fig. 10 (b) shows the static current as function of the input voltage. In the low-input region only the leakage current of the PU device is visible, which is  $<0.4$   $\mu\text{A}$  for all NOT gates. In the transition region, the static current increases exponential until it reaches

TABLE 7. Comparison of DCFL NOT gates with DL.

	INV4	[15]	[16]	[17]	[19]	
Technology	p-GaN	MIS	p-GaN	MIS	MIS	
$V_{TH,E}/V_{TH,D}$	V	1/-1.3	2/-2.9	1.6/-1.33	1.5/-8.5	2.5/-
$W_{PD}/L_{PD}$	$\mu\text{m}$	30/2.7	200/17	27/3.5	2000/10	160/8
$W_{PU}/L_{PU}$	$\mu\text{m}$	5/2.7	5/17	6/3.5	50/18	10/32
$\beta$		6	40	4.5	72	54
$V_{DD}$	V	5	10	5	10	5
$V_{OL}/V_{OH}$	V	0.28/5	0.2/10	0.33/4.99	0.11/10	0.07/5
	%	94.4/100	98/100	93.4/99.8	98.9/100	98.6/100
$V_{IL}/V_{IH}$	V	1.7/2.9	-/-	2.03/2.99	3.33/4.61	2.2/2.8
$V_{TR}$	V	1.2	1.1	0.96	1.28	0.6
	%	24	11	19.2	12.8	12
$NM_L/NM_H$	V	1.42/2.1	1.7/7.2	1.58/2	3.22/5.39	2.2/2.13
	%	56.8/84	34/144	63.5/80	64.4/107.8	88/85.2
$I_{STAT}$	mA	1.42	-	2.1 <sup>1</sup>	-	-
$A_{ACTIVE}$	$\mu\text{m}^2$	94.5	3465	181	36900	1600

<sup>1</sup> from output characteristic curve

the final value in the high-input region. INV2 has the lowest static current of 0.12 mA followed by INV5 with 0.44 mA. The remaining gates have a current of <2.1 mA. The overall dissipation per gate is the sum of the static and dynamic parts. The static current also plays a role for the propagation delay. Thus, there is a trade-off between speed and losses [12]. A RL NOT gate has an increased rise time and area compared to a DL NOT gate with the same power losses [3].

Table 7 compares different DCFL NOT gates with active d-mode load (DL) configuration in the GaN-on-Si technology at room temperature found in the literature [15]–[17], [19]. The logic inverter from [19] shows the best values for the noise margins, but requires a large area compared to INV4. The NOT gates from [15], [17] need the largest area. The DCFL inverter from [16] has a similar area as INV4, but requires a higher static current due to a lower resistance ratio of 4.5. A smaller area reduces the input capacitance of the next stage. For this reason, the power-delay-product *PDP* decreases with a smaller area. Another way to improve the *PDP* is to reduce the supply voltage. The  $V_{DD}$  reduction is accompanied by the reduction of  $V_{TH,E}$ . This makes the use in GaN power ICs impossible, because a high e-mode threshold voltage of power transistors is desired. The  $V_{DD}$  reduction can therefore only be used for pure logic technologies.

The lack of a p-type device results in a static current flow, which results in a high power dissipation and consequently a higher *PDP* compared to CMOS. Complementary signals are used to replace the lack of complementary transistors, which mimics the CMOS behavior. This leads to the pseudo-complementary FET logic (PCFL), which is based only on n-channel e-mode transistors in the GaN technology [50]. Fig. 9 (c) shows a PCFL inverter with four transistors a complementary input as well as output signals. It can be seen that the PCFL inverter consists of two identical paths with PD and PU device. These paths are often referred to a push-pull or totem-pole stage in TTL circuits. The advantage of PCFL gates is the reduction of the static power dissipation. However, the disadvantages of PCFL gates or push-pull stages is the voltage drop in the high-level output voltage. It follows  $V_{OH} = V_{DD} - V_{TH,E}$ . This voltage drop






FIGURE 10. Measurement of logic inverters with  $V_{DD} = 5$  V from Table 6: (a) VTC of INV4 and (b) Supply current as function of the input voltage.

will significantly increase the low-to-high propagation time. In addition, a certain over-drive of the next stage must be guaranteed, which means that  $V_{DD}$  must be  $>2 \times V_{TH,E}$ . The work in [51] shows a comparison between DCFL and PCFL inverter in a similar p-GaN power IC technology with a low threshold voltage of 0.5 V, that the maximum static current could be reduced by factor  $\sim 10^3$ . A further possibility to reduce the voltage drop of the PCFL inverter is the extension with a bootstrap circuit. Fig. 9 (d) shows a push-pull stage with DCFL inverter extended by a bootstrapped circuitry. This stage has the advantage compared to a PCFL inverter that the voltage drop can be reduced. The static current should be similar to the PCFL inverter.

The realization of further logic gates based on the DCFL are possible. The NOR and NAND gates can be derived from DCFL NOT gates. AND and OR in turn must be connected together from NOR or NAND and NOT. Fig. 11 (a) and (b) shows the symbol and schematic of the NOR gate. The NOR gate consists of two e-mode PD and an active d-mode load as PU device. Other load configurations are also possible. The gate widths and lengths for PD and PU devices are identical to the NOT gate. Fig. 12 (a) shows the measured VTC of the NOR gate with  $V_{DD} = 5$  V with four input voltages:  $V_A = 0$ ,  $V_A = 1$ ,  $V_A = V_B$ ,  $V_A = -V_B$ . The insets show the corresponding truth table with the colored marking of the associated input voltage. For the case  $V_A = 1$ , it can be seen that if one input transistor is turned on,  $V_{OL} = 0.37$  V. However, if two input transistor are turned on, the output low-level is 0.16 V due to the changed voltage divider of the PD and PU devices. Fig. 11 (c) and (d) shows the symbol and schematic of the NAND gate with dual gate e-mode HEMT. The d-mode load is identical to the NOT gate. The input transistor has the same gate width as INV4 with 30  $\mu\text{m}$ , but the channel lengths differ due to the dual gate. The length increases from 2.7  $\mu\text{m}$  to 4.2  $\mu\text{m}$  with each 0.5  $\mu\text{m}$  wide gate lengths. In comparison to two input transistors arranged on above the other [19], a considerable amount of chip area can be reduced due to the elimination of further ohmic contacts. Fig. 12 (b) shows the measured VTC of the NAND gate with  $V_{DD} = 5$  V and four input voltages:  $V_A = 0$ ,  $V_A = 1$ ,  $V_A = V_B$ ,  $V_A = -V_B$ . The insets show the corresponding



**FIGURE 11.** (a) Symbol and (b) schematic of a NOR gate and (c) symbol and (d) schematic of a NAND gate with dual gate e-mode HEMT.




**FIGURE 12.** VTC of the (a) NOR and (b) NAND gate with  $V_{DD} = 5$  V and four input voltages:  $V_A = 0$ ,  $V_A = 1$ ,  $V_A = V_B$ ,  $V_A = -V_B$ . Insets with the corresponding truth table.

truth table with the colored marking of the associated input voltage. With this NAND gate the  $V_{OL}$  is always 0.48 V even if both inputs are high in contrast to the NOT gate.

### B. ANALOG CIRCUITS

In addition to the digital circuits in the GaN power IC technology, the analog circuits are important building blocks for signal conditioning for e.g. analog controls or amplification of sensor signals. These blocks include amplifiers and voltage references. The differential amplifier (illustrated in Fig. 13 (a)) is the basic circuit of more complex amplifiers like opamps and comparators. There are also some works based on the p-GaN technology. The differential amplifier basically consists of a differential pair  $Q_1/Q_2$ , two loads  $Q_3/Q_4$  and a current source  $Q_5$ , shown in Fig. 13 (b). A d-mode differential pair can be used for comparing lower voltages, while an e-mode differential pair is used for higher voltages [22]. The loads can be realized as active d-mode




**FIGURE 13.** (a) Symbol and (b) schematic of two-stage amplifier consisting of a differential amplifier and source follower and (c) schematic of a voltage reference.

loads without feedback (so called current-source load) or as in this case with feedback (so called current mirror load). The advantage of implementing as an active load is the reduced chip area and the lower influence on process variations. At the same time, the voltage gain can be increased by the current mirror load [22]. A transistor (in this case a d-mode transistor) can realize the current source. The differential output voltages are limited at the maximum by the supply voltage  $V_{DD}$  and at the minimum by  $V_{DD} - R_1 \cdot I_{BIAS} = V_{DD} - R_{ON,Q3} \cdot I_{D,Q5}$ . For use as a comparator, the output voltage range must be shifted down to drive subsequent function or logic circuits. This is realized by an additional stage, e.g. a source follower. Fig. 13 (b) shows a source follower with d-mode transistor  $Q_3$  and  $N$  SBDs connected in series to the source to increase the threshold voltage of transistor  $Q_6$  [20], [23]. The load is implemented as an active d-mode load. All transistors and diodes in the design belong to the 12 V-class and have following gate widths:  $W_{Q1/Q2/Q6/DN} = 50 \mu\text{m}$ ,  $W_{Q3/Q4/Q7} = 5 \mu\text{m}$ ,  $W_{Q5} = 10 \mu\text{m}$ . In the comparator with d-mode differential pair, 4 diodes ( $N = 4$ ) are used and with e-mode differential pair 3. Fig. 14 (a) shows the transfer characteristic of the two-stage comparator for e-mode and d-mode differential pair at  $V_{DD} = 12$  V and three different non-inverted input voltage  $V_{IN+}$  (3/4/5 V for e-mode and  $-1/0/1$  V for d-mode differential pair). The bias voltage of both variants is 0 V and the step size of the inverted input voltage  $V_{IN-}$  is 0.1 V. The transition voltage is not symmetrical for the three non-inverted input voltages due to the same bias voltage in all operating points. However, the different input voltage ranges and the low-level output voltage of 0 V can be seen. Fig. 14 (b) shows the determined voltage gain from the transfer characteristic. The peak gain value is  $-6.2$  for e-mode and  $-10.1$  for d-mode differential pair. The difference in the peak gain is due to the higher transconductance of d-mode transistors. The gain is low due to the large step size of  $V_{IN-}$ .

There are already comparators based on a single differential amplifier (diff. amp.) stage with current-source (CS) load [18], [19] and current-mirror (CM) load [17], [20], [22], [23], [53]. An additional stage is needed to adapt the output levels of the differential amplifiers [17], [20], [23], [53], for example with source follower (SF). In [34] a comparator is realized with three stages consisting of a differential amplifier with cross-coupled latch and two logic inverters.





**FIGURE 14.** (a) Transfer characteristic of the amplifier and (b) determined voltage gain for e-mode and d-mode differential pair at  $V_{DD} = 12$  V and three different non-inverted input voltage  $V_{IN+}$ .

**TABLE 8.** Comparison of amplifiers with E-mode differential pair.

	This work	[23]	[22]	[21]	[34]
Technology	p-GaN	F-GaN <sup>1</sup>	F-GaN <sup>1</sup>	F-GaN <sup>1</sup>	p-GaN
Topology	Diff. Amp. w/ SF	Diff. Amp.	Diff. Amp.	Diff. Amp.	Diff. Amp w/ latch + 2× inv.
Load	CM	CM	CM	CM	CS
Stages	2	1	1	1	3
$V_{THLE}/V_{THLD}$ [V]	1/-1.3	0.5/-0.5	0.5/-2.0	0.8/-1.6	- <sup>4</sup>
$V_{DD}$ [V]	12	12	10	10	-
$V_{OL}/V_{OH}$ [V]	0/2.5	0/7.3	>1/10	>1/10	-/-
$A_V$ [dB]	6.2 <sup>2</sup>	20	78.5 <sup>3</sup>	56.2	-
$I_{STAT}$ [mA]	15.3	15.0	-	-	-
$A$ [ $\mu\text{m}^2$ ]	15300	28000	-	426600	-

<sup>1</sup> By applying a fluorine plasma implantation technique


<sup>2</sup> From DC-characteristics

<sup>3</sup> With adjusted bias voltage

<sup>4</sup> Only e-mode devices in this technology

The amplifier from [23] is realized in the same technology but with different process parameters. Table 8 lists different amplifiers with e-mode differential pair at room temperature. The amplifier or comparator without second stage have a high low-level output voltage, but a high voltage gain. However, this work and [23] need a small chip area to realize a comparator, which can also be cascaded. A higher load resistance can reduce the high static current  $I_{STAT}$ . The active load can be further increased by a longer and narrower channel. The highest gain solution seems to be a three stage approach with cross-coupled latch [34], but no information on voltage gain etc. could be found.

For the realization of a bias voltage, needed in analog integrated circuits, there are two possibilities: Using a reference voltage or via a current mirror based on a diode. A current mirror for biasing has advantages in superior insensitivity to circuit properties and variation of power supply and temperature. At the same time, less chip area is required compared to passive voltage dividers. Fig. 13 (c) shows a voltage reference with a SBD and an active d-mode load. This circuit can also be used to realize a current mirror consisting of an e-mode transistor with a short-circuited gate-drain connection instead of a SBD. This circuit was realized in the GaN power IC technology. Both devices belong to the 12 V-class. The gate-widths are  $W_{Q1} = 5 \mu\text{m}$  and  $W_{D1} = 50 \mu\text{m}$ .



**FIGURE 15.** (a) Reference voltage and (b) supply current as function of the supply voltage of a diode-based voltage reference.

The measurement of the voltage reference is shown in Fig. 15. From about 4.5 V supply voltage, the reference voltage remains stable. The line sensitivity is 0.35%/V for a range of  $V_{DD}$  from 5-25 V. The max. supply current is 2.42 mA.

Temperature compensated references have also been realized in GaN power IC technologies, although these are not linear with supply voltage changes. These circuits have a high temperature stability of 70 ppm/ $^{\circ}\text{C}$  [54] and 150 ppm/ $^{\circ}\text{C}$  [52] and generate proportional-to-absolute-temperature (PTAT) and complementary-to-absolute-temperature (CTAT) coefficients. In [24] a reference voltage is published with current loop and PTAT coefficient of e-mode GaN transistors. This reference achieves a line sensitivity of 0.32%/V for a range of  $V_{DD}$  from 3.9-25 V and a temperature compensation of 23.6 ppm/ $^{\circ}\text{C}$ .


## V. GAN POWER INTEGRATION

### A. LEVELS OF INTEGRATION

Integration levels are first be defined to discuss the possibilities of function integration in GaN-based power electronics. There are different classifications of the integration levels into the GaN power IC platforms [3], [4]. This work modifies the classification from [3] and divides into 6 levels, as shown in Fig. 16. The components of GaN-based power converters are power device(s), driver(s), sensing, protection, control, and energy storage. These levels begin with a few active devices to realize a power stage, over a dozen devices to ensure the integration of the driver up to hundreds of active and passive devices for implementing a control system.

#### 1) LEVEL 0: POWER STAGE

The integration of multiple power devices to form a power stage in one chip can dramatically reduce the power-loop size, eliminate interconnect parasitics and reduce packaging as well as assembly complexity. Examples include integrated monolithic half-bridges [55]–[57], H-bridge [58], multilevel inverter [59], 3-phase inverters [60], [61], buck/boost converters [62], [63], and diode multiplier [64]. There are also commercially available monolithic integrated low-voltage



**FIGURE 16.** Levels of integration in power electronic converters with the components power device(s), driver(s), sensing, protection, control, and energy storage.

half-bridges up to an operating voltage of 80 V [65] with additionally synchronous bootstrap [66] from EPC. However, the power stages are influenced by the substrate-biasing effects, due to the shared conductive Si-substrate [56], [57], [67].

## 2) LEVEL 1: POWER STAGE WITH INTEGRATED DRIVER(S)

GaN power devices with integrated gate drivers can lead to an increase in switching frequency by reducing the gate loop inductance. Furthermore, critical ringing and overshoot can be reduced [2], [3]. A half-bridge with push-pull and DCFL inverter is published in [6]. Many other publications followed based on this driver concept [3], [6], [28], [30], [69]–[74]. Gate drivers based on boot-strapping techniques have also already been realized [34], [75], [76]. Commercial ICs with power HEMT and gate driver with voltage regulator as well as  $dV/dt$ -control called AllGaN<sup>TM</sup> are fabricated by Navitas Semiconductor [77]. Also EPC manufactures single GaN HEMTs with gate driver, commercial half-bridges with driver, level shifter, under-voltage lockout (UVLO) and logic called ePower<sup>TM</sup> Stage, and single GaN HEMTs with high-frequency laser driver called eToF<sup>TM</sup> [66].

## 3) LEVEL 2: SENSING

The integration of sensing with driver and power devices allows fast protection circuits. Temperature sensors [78] and current sensors based on shunts [79] or sense-FETs [80]–[83] can be integrated. A readout circuit for current sensors has also been published [23].

## 4) LEVEL 3: PROTECTION

Protection circuits such as over-current protection (OCP) [31], [32], over-temperature protection (OTP) [52], [84], and UVLO [85] in combination with the power device(s) and partly the gate driver and sensing increases the functionality of the IC.

## 5) LEVEL 4: CONTROL

A closed-loop control in GaN with sensing and control is very complex and still faces some challenges. First works show the realization with power device(s), driver, sensing, control [33] in combination with protection [6] as well as

power supply [34] and demonstrate the potential of an all-in-GaN solution.


## 6) LEVEL 5: ENERGY STORAGE

The energy storage elements are still missing for a complete power converter system. The limitations have already been examined in section III-B. The on-chip capacitors are limited by the available chip area, which is why integration is usually only useful for charge pumps and smoothing capacitors with small capacitance values. On-chip spiral inductors are mostly used in high frequency applications due to the low inductance. To use on-chip inductors in this technology for power applications, the switching frequency must be increased to the very high frequency range (VHF) of 30-300 MHz [48]. This in turn can lead to an extreme reduction of volume.

With these levels of integration, GaN power ICs can be categorized for better comparability. In addition, other levels can be added like interface and auxiliary power supply. In digital technologies, only the number of transistors defines the integration levels: Small-scale integration (SCI) 1-10, medium-scale integration (MSI) 10-100, large-scale integration (LSI) 100-10<sup>4</sup>, and very large-scale integration (VLSI) >10<sup>4</sup>. However, this definition is not practical for power ICs, but shows the complexity of the circuit to a certain degree.

Fig. 17 (a) shows an investigation of the integration levels based on the approx. integrated devices as function of the year. The data points are divided into research and industry. It can be estimated that the levels of integration as well as the number of integrated devices have increased over the years. The state-of-the-art is in the MSI level between 10-100 integrated devices. A first work [34] can already be classified in the next level LSI. The state-of-the-art will exceed the MSI level in the next 3-5 years for GaN power integration if a forecast is attempted. This is achieved by continuous improvements of the PDKs of the GaN power IC platforms. However, the integration density is limited to the losses of the building blocks. Fig. 17 (b) and (c) shows the levels of integration based on research using the voltage as function of the current with the power (dashed line) and the frequency. Increasingly higher operating voltages and simultaneously higher currents are achieved in DC-DC conversions, leading to outputs of up to several kilowatts. At the same time, higher switching frequencies are also achieved. This is supported on the one hand by new gate driver concepts and increased protection function in combination with sensing. The integration level 4 control can lead to an increase in switching frequency, but usually results in a smaller volume or chip area of the power electronics system.

An initial overview of GaN power integration is given in [86] with the integration for DC-DC conversion divided in integrated components and integrated DC-DC converters. In addition to the discussed GaN power integration, the co-integration with optical devices such as LEDs or lasers might be feasible [87], but is not considered in this paper because technological changes are required that could



**FIGURE 17. Investigation of integration level: (a) Approx. number of integrated devices as a function of the year divided into research and industry, (b) voltage as a function of the current, and (c) voltage as a function of the frequency based on research work.**

degrade the power HEMT device performance. However, in this work, a further subdivision into the integration levels with the state-of-the-art is shown. In the future, GaN power integration with the lateral structure will be possible at higher and higher integration levels supported by the continuous development of the PDKs. On EPC’s technology timeline, all new GaN devices are expected to have some level of integration starting in 2022 [66].

**B. COMPARISON OF IC TECHNOLOGIES**

Most power ICs for power management are based on BCD technologies. Thereby, a BCD technologies offer low-voltage logic CMOS transistors, high-voltage DMOS transistors, bipolar transistors, capacitors, diodes, and power lateral double-diffused MOS (LDMOS) in the same process. The typical feature size of BCD is 0.35 μm and 0.18 μm, which is relatively large compared to CMOS [88]. In this section, the GaN power IC technology (p-GaN gate 0.5 μm) will be compared with two similar technologies. On one hand with a GaN-on-SOI technology with a structure size of 1.3 μm (gate length) [14], [89] and on the other hand with a high-voltage BCD technology with a structure size of 0.35 μm [90]. Table 9 shows the comparison between the two GaN technologies and a comparable BCD technology. The BCD technology has a significantly larger number of active and passive components as well as a greater library of digital, I/O and analog function blocks. However, with increased maturity of GaN technologies, a higher number of devices will be possible. Table 9 also lists several active and passive devices for comparison. The difficulty is to find similar components. The advantage resulting from the physical properties is the >10 smaller area-specific on-resistance of the GaN HEMTs compared to an NDMOS transistors with similar voltage classes. However, the leakage currents of the HEMTs are somewhat higher than those of the NDMOS transistors. In this work, HEMTs are available in different voltage classes. In the GaN-on-SOI technology, there is at least a 200 V HEMT and a logic HEMT. There is also a GaN-on-SOI platform for 650 V HEMTs. The BCD technology has MOS transistors in the 5/20/40/400/700 V class. The Schottky diodes have similar parameters in all three technologies. The BCD technology has additional p-channel and bipolar transistors, which the GaN technologies does not have. The GaN technologies has only the 2DEG epitaxial resistor used

as a high-ohmic resistor. The BCD, on the other hand, has several poly and diffusion resistors. All technologies can provide several metal resistors. The GaN-on-Si technology as well as the BCD technology, offers several MIM capacitors. In addition, the GaN-on-Si technology has a p-GaN gate capacitor, which is comparable to a MOS capacitor. A MOS capacitor provides almost 100 times higher capacitance density than a stacked MIM capacitor. Lastly, a price comparison in that the technologies are in the same order of magnitude. The prices are from Europractise IC service [91]. However, the price of GaN technology will probably decrease and/or the number of devices will increase at the same time [35].

**C. FURTHER CHALLENGES AND FUTURE PROSPECTS**

In addition to the integration opportunities presented here, there are still some challenges that have to be overcome and a wide horizon to further increase the potential of lateral GaN integration.

**1) VERTICAL ISOLATION**

One challenge is the vertical isolation, which is influenced by the dependence of the conductive substrate potential and leads to back gating effects. A possibility is to further increase the GaN buffer thickness or to replace the step-graded AlGaIn/GaN buffer to a superlattice buffer [57]. Additionally, substrate biasing networks can be used to avoid these effects [55], [56]. Another approach is to use an SOI [14] or a Qromis substrate technology (QST®) [92] with a deep trench isolation and a local substrate contact. These approaches also avoid the back gating effects. A disadvantage compared to GaN-on-Si with improved buffer is the higher epitaxy cost. In addition, a possibility to avoid back gating effects could be Si-removal techniques. On wafer level, this is achieved by wafer transfer techniques to a second carrier substrate or selective Si-removal with mechanical stabilization by the remaining frame. At package level, a PCB carrier substrate with embedded GaN-on-Si IC can be used to remove the Si substrate [93].

**2) GaN CMOS**

The lack of complementary transistor types can be compensated to some extent by circuit approaches such as bootstrapping. Nevertheless, a p-type transistor is desirable. Fortunately, the GaN power IC technology provides a p-GaN

TABLE 9. Comparison of IC technologies.

			GaN-on-Si (This work)	GaN-on-SOI [14, 89]	BCD [90]		
Structure size		$\mu\text{m}$	0.5	1.3	0.35		
Device number	Transistors		$\geq 9$	$\geq 2$	30		
	Diodes		$\geq 9$	$\geq 1$	12		
	Resistors		5	$\geq 2$	14		
	Capacitors		5	$\geq 1$	6		
	Miscellaneous		Digital library, analog library, inductors	Logic gates, protection functions (UVLO, OTP, OCP)	Logic & I/O library, analog library		
HV/LV e-mode transistor	Type		HEMT	HEMT	NMOS		
	Class		300	200	400		
	On-resistance $R_{ON}$	$\Omega \times \text{mm}$	8.7	7.5	100		
	Area specific on-resistance $R_{ON} \times A$	$\Omega \times \text{mm}^2$	0.16	-	5		
	Threshold-voltage $V_{TH}$	V	1.0	3.0	0.8		
Schottky diode	Leakage current $I_{DSS}$	$\mu\text{A}/\text{mm}$	$< 10$	$< 1$	0.108		
	Forward voltage $V_F$	V	$\sim 1.5$	$\sim 1.0$	$\sim 0.21$		
	Breakdown voltage $V_{BD}$	V	$> 20$	-	$> 22$		
High/low ohmic resistor	Type		2DEG	Metal	2DEG	Metal	
	Sheet resistance $R_{\square}$	$\Omega/\square$	$\sim 800$	$\sim 0.001-2$	600	1.7	Poly
MIM capacitors	Capacitance density $C/A$	$\text{fF}/\mu\text{m}^2$	0.22-1.16	0.3	40	1.25	
	Breakdown voltage $V_{BD}$	V	$\geq 50$	$\geq 50$	$\geq 20$	$\geq 20$	
Costs <sup>1</sup>		$\text{€}/\text{mm}^2$	-	27.45	20.7 <sup>2</sup>		

<sup>1</sup> From Europractise IC service

<sup>2</sup> Price for similar technology

layer that can be used for a p-channel transistor. Already first works realize a p-channel FET and the combination of both transistor types in a GaN CMOS inverter was shown in [94], [95]. The current consumption can be massively reduced compared to DCFL inverter and enable a complementary transistor that allow higher energy-efficiency. The p-channel FET can be fabricated by a small number of process steps, but has a significantly lower hole mobility of  $\sim 10^2$  compared to electron mobility in unipolar n-type GaN devices. However, more efficient gate drivers and additional peripherals are feasible through this extension.

### 3) COMBINATION OF LATERAL AND VERTICAL TECHNOLOGIES

GaN technology has been significantly improved over the last 20 years and is already delivering commercial transistors with operating voltages up to 1200 V. However, this lateral device structure sees an upper limit in voltage scaling and power handing typically limited by a few kW. Vertical GaN devices can extend this application range above 650 V and currents greater than 100 A. Vertical structures offer higher breakdown voltage capability and higher current levels without enlarging the chip area [96]. A combination of lateral and vertical structure with key focus of integration and at the same time higher performance combines the advantages of both technologies. A suitable structure for the combination offers the current aperture vertical electron transistor (CAVET) [97], shown in Fig. 18. The CAVET has a highly conductive 2DEG channel with the AlGaIn/GaN heterostructure similar to the HEMT. However, the source region is separated from the drain region by a p-GaN current blocking layer (CBL), which includes a narrow current aperture region below the gate-contact [98]. Furthermore, the CAVET can be extended by the known e-mode techniques for the HEMT, e.g. with a p-GaN




FIGURE 18. Simplified cross-section of novel GaN power IC technology consisting of a CAVET and HEMT structure as vertical and lateral devices.

gate as shown in Fig. 18. Quasi-vertical CAVET structures on Sapphire [99] and Si [100] can be upgraded to a fully vertical structure [101]. The CBL serves as a potential barrier to suppress the drain-source leakage current and can be used as a protective well for the lateral HEMTs by connecting the CBL to the source with e.g. a VIA. This well allows to avoid static and dynamic influences of the drain potential to the lateral HEMTs [97]. Other approaches are also conceivable, such as a GaN/SiC hybrid FET based on a GaN-on-SiC epitaxial growth to combine the advantages of both material systems [102].

### VI. CONCLUSION

The GaN power IC platform combines wide-bandgap performance with advanced periphery and functionality. Device, digital and analog libraries are continuously enhanced and expanded to handle the pursuit for higher levels of integration. Therefore, a comprehensive overview of integrable key building blocks in common technology are experimentally investigated and optimized for area-efficiency as well

as compared with other GaN- and/or Si-based technologies. Power devices with matrix instead of comb layout show a reduction of the area-specific on-resistance  $R_{ON} \times A$  of 37.5%. In addition, passive components were investigated, such as on-chip capacitors with high capacitance density  $>1 \text{ fF}/\mu\text{m}^2$  realized by stacked MIM or p-GaN gate capacitors and spiral inductors with inductance densities  $>50 \text{ nH}/\text{mm}^2$ . Digital gates were optimized for small chip area and low power consumption. NOT gates were realized in active areas as low as  $56.7 \mu\text{m}^2$  and with low max. static currents of 0.12 mA. NAND gates were realized with dual gate HEMTs for a smaller chip area. The analog building blocks included the investigation of differential amplifiers or comparators for e/d-mode differential pair and voltage references. The amplifiers from this work can be realized on an area of  $15300 \mu\text{m}^2$  with a gain of up to 20 dB. Furthermore, GaN power integration is classified into six integration levels based on a literature review. This work's GaN technology is compared with other GaN- and Si-based IC technologies. Finally, challenges and future perspectives such as vertical isolation, GaN CMOS and the combination of lateral and vertical technologies are identified and discussed to further increase the potential of the GaN Power IC platform.

## ACKNOWLEDGMENT

The authors would like to thank the colleagues from the Fraunhofer IAF Epitaxy and Technology Department for their contributions during wafer growth, IC processing, and characterization.

## REFERENCES

- [1] K. J. Chen, O. Häberlen, A. Lidow, C. L. Tsai, T. Ueda, Y. Uemoto, and Y. Wu, "GaN-on-Si power technology: Devices and applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 779–795, Mar. 2017, doi: [10.1109/TED.2017.2657579](https://doi.org/10.1109/TED.2017.2657579).
- [2] R. Reiner, P. Waltereit, B. Weiss, S. Moench, M. Wespel, S. Müller, R. Quay, and O. Ambacher, "Monolithically integrated power circuits in high-voltage GaN-on-Si heterojunction technology," *IET Power Electron.*, vol. 11, no. 4, pp. 681–688, Oct. 2018, doi: [10.1049/iet-pel.2017.0397](https://doi.org/10.1049/iet-pel.2017.0397).
- [3] O. Trescases, S. K. Murray, W. L. Jiang, and M. S. Zaman, "GaN power ICs: Reviewing strengths, gaps, and future directions," in *IEDM Tech. Dig.*, Dec. 2020, pp. 27.4.1–27.4.4.
- [4] C.-L. Tsai et al., "Smart GaN platform: Performance & challenges," in *IEDM Tech. Dig.*, Dec. 2017, pp. 33.1.1–33.1.4.
- [5] K. J. Chen, "GaN smart power chip technology," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, Dec. 2009, pp. 403–407.
- [6] R. Sun, Y. C. Liang, Y.-C. Yeo, C. Zhao, W. Chen, and B. Zhang, "Development of GaN power IC platform and all GaN DC–DC buck converter IC," in *Proc. 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2019, pp. 271–274.
- [7] J. Wei, G. Tang, R. Xie, and K. J. Chen, "GaN power IC technology on p-GaN gate HEMT platform," *Jpn. J. Appl. Phys.*, vol. 59, no. SG, Apr. 2020, Art. no. SG0801, doi: [10.7567/1347-4065/ab5b63](https://doi.org/10.7567/1347-4065/ab5b63).
- [8] D. Kinzer, "GaN power IC technology: Past, present, and future," in *Proc. 29th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, May 2017, pp. 19–24.
- [9] A. Lidow, M. de Rooij, J. Strydom, D. Reusch, and J. Glaser, *GaN Transistors for Efficient Power Conversion*. Hoboken NJ, USA: Wiley, 2020.
- [10] M. Kaufmann, M. Lueders, C. Kaya, and B. Wicht, "A monolithic E-mode GaN 15 W 400 V offline self-supplied hysteretic buck converter with 95.6% efficiency," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 288–290.
- [11] K. Y. Wong, W. J. Chen, X. S. Liu, C. H. Zhou, and K. J. Chen, "GaN smart power IC technology," *Phys. Status Solidi B, Basic Solid State Phys.*, vol. 247, pp. 1732–1734, Jul. 2010, doi: [10.1002/pssb.200983453](https://doi.org/10.1002/pssb.200983453).
- [12] W. L. Jiang, M. S. Zaman, S. K. Murray, H. De Vleeschouwer, J. Roig, P. Moens, and O. Trescases, "GaN PMIC opportunities: Characterization of analog and digital building blocks in a 650 V GaN-on-Si platform," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2.
- [13] K. J. Chen, J. Wei, G. Tang, H. Xu, Z. Zheng, L. Zhang, and W. Song, "Planar GaN power integration—The world is flat," in *IEDM Tech. Dig.*, Dec. 2020, pp. 27.1.1–27.1.4.
- [14] X. Li, S. Stoffels, B. Bakeroot, D. Wellekens, B. Vanhove, T. Cosnier, R. Langer, D. Marcon, G. Groeseneken, S. Decoutere, N. Amirifar, P. Moens, M. Zhao, W. Guo, H. Liang, S. You, N. Posthuma, and B. D. Jaeger, "GaN-on-SOI: Monolithically integrated all-GaN ICs for power conversion," in *IEDM Tech. Dig.*, Dec. 2019, pp. 4.4.1–4.4.4.
- [15] G. Tang, A. M. H. Kwan, R. K. Y. Wong, J. Lei, R. Y. Su, F. W. Yao, Y. M. Lin, J. L. Yu, T. Tsai, H. C. Tuan, A. Kalnitsky, and K. J. Chen, "Digital integrated circuits on an E-mode GaN power HEMT platform," *IEEE Electron Device Letters*, vol. 38, no. 9, pp. 1282–1285, Sep. 2017, doi: [10.1109/LED.2017.2725908](https://doi.org/10.1109/LED.2017.2725908).
- [16] M. Cui, Q. Bu, Y. Cai, R. Sun, W. Liu, H. Wen, S. Lam, Y. C. Liang, I. Z. Mitrovic, S. Taylor, P. R. Chalker, and C. Zhao, "AlGaN/GaN metal-insulator-semiconductor (MIS)-HFETs based DC–DC boost converters with integrated gate drivers," in *Proc. 10th Int. Conf. Power Electron. ECCE Asia (ICPE-ECCE Asia)*, May 2019, pp. 1–6.
- [17] R. Sun, Y. C. Liang, Y.-C. Yeo, C. Zhao, W. Chen, and B. Zhang, "All-GaN power integration: Devices to functional subcircuits and converter ICs," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 31–41, Mar. 2020, doi: [10.1109/JESTPE.2019.2946418](https://doi.org/10.1109/JESTPE.2019.2946418).
- [18] Z. Xu, J. Wang, Y. Cai, J. Liu, Z. Yang, X. Li, M. Wang, M. Yu, B. Xie, W. Wu, X. Ma, J. Zhang, and Y. Hao, "High temperature characteristics of GaN-based inverter integrated with enhancement-mode (E-mode) MOSFET and depletion-mode (D-mode) HEMT," *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 33–35, Jan. 2014, doi: [10.1109/LED.2013.2291854](https://doi.org/10.1109/LED.2013.2291854).
- [19] M. Zhu and E. Matioli, "Monolithic integration of GaN-based NMOS digital logic gate circuits with E-mode power GaN MOSHEMTs," in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 236–239.
- [20] H. Wang, A. M. H. Kwan, Q. Jiang, and K. J. Chen, "A GaN pulse width modulation integrated circuit for GaN power converters," *IEEE Trans. Electron Devices*, vol. 62, no. 4, pp. 1143–1149, Apr. 2015, doi: [10.1109/TED.2015.2396649](https://doi.org/10.1109/TED.2015.2396649).
- [21] A. M. H. Kwan, K. Y. Wong, X. Liu, and K. J. Chen, "High-gain and high-bandwidth AlGaN/GaN high electron mobility transistor comparator with high-temperature operation," *Jpn. J. Appl. Phys.*, vol. 50, no. 4, Apr. 2011, Art. no. 04DF02, doi: [10.1143/jjap.50.04df02](https://doi.org/10.1143/jjap.50.04df02).
- [22] X. Liu and K. J. Chen, "Single-polarity power supply bootstrapped comparator for GaN smart power technology," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Oct. 2010, pp. 1–4.
- [23] M. Basler, S. Moench, R. Reiner, P. Waltereit, R. Quay, I. Kalfass, and O. Ambacher, "A GaN-based current sense amplifier for GaN HEMTs with integrated current shunts," in *Proc. 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sep. 2020, pp. 274–277.
- [24] C.-H. Liao, S.-H. Yang, M.-Y. Liao, K.-C. Chung, N. Kumari, K.-H. Chen, Y.-H. Lin, S.-R. Lin, T.-Y. Tsai, and Y.-Z. Juang, "A 23.6 ppm/°C monolithically integrated GaN reference voltage design with temperature range from  $-50^\circ\text{C}$  to  $200^\circ\text{C}$  and supply voltage range from 3.9 to 24 V," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 72–74.
- [25] H.-Y. Chen, Y.-Y. Kao, Z.-Q. Zhang, C.-H. Liao, H.-Y. Yang, M.-S. Hsu, K.-H. Chen, Y.-H. Lin, S.-R. Lin, and T.-Y. Tsai, "A fully integrated GaN-on-silicon gate driver and GaN switch with temperature-compensated fast turn-on technique for improving reliability," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2021, pp. 460–462.
- [26] M. Kaufmann, A. Seidel, and B. Wicht, "Long, short, monolithic—The gate loop challenge for GaN drivers: Invited paper," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Mar. 2020, pp. 1–5.
- [27] M. Cui, Q. Bu, Y. Cai, R. Sun, W. Liu, H. Wen, S. Lam, Y. C. Liang, I. Z. Mitrovic, S. Taylor, P. R. Chalker, and C. Zhao, "Monolithic integration design of GaN-based power chip including gate driver for high-temperature DC–DC converters," *Jpn. J. Appl. Phys.*, vol. 58, no. 5, p. 56505, 2019, doi: [10.7567/1347-4065/ab1313](https://doi.org/10.7567/1347-4065/ab1313).

- [28] G. Tang, M.-H. Kwan, Z. Zhang, J. He, J. Lei, R.-Y. Su, F.-W. Yao, Y.-M. Lin, J.-L. Yu, T. Yang, C.-H. Chern, T. Tsai, H. C. Tuan, A. Kalnitsky, and K. J. Chen, "High-speed, high-reliability GaN power device with integrated gate driver," in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 76–79.
- [29] S. Ujita, Y. Kinoshita, H. Umeda, T. Morita, K. Kaibara, S. Tamura, M. Ishida, and T. Ueda, "A fully integrated GaN-based power IC including gate drivers for high-efficiency DC–DC converters," in *Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits)*, Jun. 2016, pp. 1–2.
- [30] Y. Yamashita, S. Stoffels, N. Posthuma, S. Decoutere, and K. Kobayashi, "Monolithically integrated E-mode GaN-on-SOI gate driver with power GaN-HEMT for MHz-switching," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2018, pp. 231–236.
- [31] H. Xu, G. Tang, J. Wei, and K. J. Chen, "Integrated high-speed over-current protection circuit for GaN power transistors," in *Proc. 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2019, pp. 275–278.
- [32] R. Sun, Y. C. Liang, Y.-C. Yeo, C. Zhao, W. Chen, and B. Zhang, "Design and experimental demonstration of integrated over-current protection circuit for GaN DC–DC converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4270–4278, Dec. 2020, doi: [10.1109/JESTPE.2019.2948280](https://doi.org/10.1109/JESTPE.2019.2948280).
- [33] M. Basler, S. Moench, R. Reiner, P. Waltereit, R. Quay, I. Kallfass, and O. Ambacher, "A GaN-on-Si-based logic, driver and DC–DC converter circuit with closed-loop peak current-mode control," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Europe)*, Nuremberg, Germany, 2019, pp. 1–6. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8767688>
- [34] M. Kaufmann and B. Wicht, "A monolithic GaN-IC with integrated control loop for 400-V offline buck operation achieving 95.6% peak efficiency," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3169–3178, Dec. 2020, doi: [10.1109/JSSC.2020.3018404](https://doi.org/10.1109/JSSC.2020.3018404).
- [35] Yole. (2019). *Power GaN 2019: Epitaxy, Devices, Applications & Technology Trends: Market and Technology Report 2019*. [Online]. Available: <http://www.yole.fr>
- [36] P. Waltereit, R. Reiner, H. Czap, D. Peschel, S. Müller, R. Quay, M. Mikulla, and O. Ambacher, "GaN-based high voltage transistors for efficient power switching," *Phys. Status Solidi C*, vol. 10, no. 5, pp. 831–834, 2013, doi: [10.1002/pssc.201200563](https://doi.org/10.1002/pssc.201200563).
- [37] R. Reiner, "Design and characterization of highly-efficient GaN-HEMTs for power applications." Ph.D. dissertation, Dept. Eng., Univ. Freiburg, Freiburg, Germany, 2017. Accessed: Dec. 7, 2021. [Online]. Available: <https://freidok.uni-freiburg.de/data/12889>
- [38] M. Basler, R. Reiner, S. Moench, P. Waltereit, R. Quay, I. Kallfass, and O. Ambacher, "Large-area lateral AlGaIn/GaN-on-Si field-effect rectifier with low turn-on voltage," *IEEE Electron Device Lett.*, vol. 41, no. 7, pp. 993–996, Jul. 2020, doi: [10.1109/LED.2020.2994656](https://doi.org/10.1109/LED.2020.2994656).
- [39] R. Reiner, P. Waltereit, B. Weiss, M. Wespel, R. Quay, M. Schlechtweg, M. Mikulla, and O. Ambacher, "Integrated reverse-diodes for GaN-HEMT structures," in *Proc. IEEE 27th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, Hong Kong, May 2015, pp. 45–48. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7123385>
- [40] R. Reiner, P. Waltereit, B. Weiss, R. Quay, and O. Ambacher, Eds., "Investigation of GaN-HEMTs in reverse conduction," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Europe)*, 2017, pp. 1–8.
- [41] R. Reiner, P. Waltereit, S. Moench, M. Dammann, B. Weiss, R. Quay, and O. Ambacher, "Multi-stage cascode in high-voltage AlGaIn/GaN-on-Si technology," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2018, pp. 237–241.
- [42] T. Fujii, N. Tsuyukuchi, Y. Hirose, M. Iwaya, S. Kamiyama, H. Amano, and I. Akasaki, "Control of threshold voltage of enhancement-mode Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN junction heterostructure field-effect transistors using p-GaN gate contact," *Jpn. J. Appl. Phys.*, vol. 46, no. 1, pp. 115–118, Jan. 2007, doi: [10.1143/jjap.46.115](https://doi.org/10.1143/jjap.46.115).
- [43] R. Reiner, F. Benkhelifa, S. Moench, M. Basler, P. Waltereit, M. Mikulla, R. Quay, and O. Ambacher, "Design of low-resistance and area-efficient GaN-HEMTs for low-voltage power applications," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Europe)*, Nuremberg, Germany, 2021, pp. 1–8.
- [44] G. Tang, M.-H. Kwan, R.-Y. Su, F.-W. Yao, Y.-M. Lin, J.-L. Yu, T. Yang, C.-H. Chern, T. Tsai, H. C. Tuan, A. Kalnitsky, and K. J. Chen, "High-capacitance-density p-GaN gate capacitors for high-frequency power integration," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1362–1365, Sep. 2018, doi: [10.1109/LED.2018.2854407](https://doi.org/10.1109/LED.2018.2854407).
- [45] J.-D. Arroul, P. Benech, S. Cremer, J. Torres, and A. Farcy, "RF MIM capacitors using Si<sub>3</sub>N<sub>4</sub> dielectric in standard industrial BiCMOS technology," in *Proc. IEEE Int. Symp. Ind. Electron.*, vol. 1, May 2004, pp. 27–30.
- [46] C. H. Ng, C.-S. Ho, S.-F. S. Chu, and S.-C. Sun, "MIM capacitor integration for mixed-signal/RF applications," *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1399–1409, Jul. 2005, doi: [10.1109/TED.2005.850642](https://doi.org/10.1109/TED.2005.850642).
- [47] S. S. Mohan, M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," *IEEE J. Solid-State Circuits*, vol. 34, no. 10, pp. 1419–1424, Oct. 1999, doi: [10.1109/4.792620](https://doi.org/10.1109/4.792620).
- [48] M. Basler, S. Moench, R. Reiner, P. Waltereit, R. Quay, I. Kallfass, and O. Ambacher, "Monolithic integration of inductive components in a GaN-on-Si technology," in *Proc. 11th Int. Conf. Integr. Power Electron. Syst. (CIPS)*, 2020, pp. 1–6.
- [49] D. S. Gardner, G. Schrom, F. Paillet, B. Jamieson, T. Karnik, and S. Borkar, "Review of on-chip inductor structures with magnetic films," *IEEE Trans. Magn.*, vol. 45, no. 10, pp. 4760–4766, Oct. 2009, doi: [10.1109/TMAG.2009.2030590](https://doi.org/10.1109/TMAG.2009.2030590).
- [50] R. Kanan, B. Hochet, and M. Declercq, "Pseudo-complementary FET logic (PCFL): A low-power logic family in GaAs," *IEEE J. Solid-State Circuits*, vol. 31, no. 7, pp. 992–1000, Jul. 1996, doi: [10.1109/4.508213](https://doi.org/10.1109/4.508213).
- [51] M. Basler, S. Moench, R. Reiner, P. Waltereit, R. Quay, I. Kallfass, and O. Ambacher, "A pseudo-complementary GaN-based gate driver with reduced static losses," in *Proc. IEEE 7th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2019, pp. 93–98.
- [52] D. M. Risbud and K. Pedrotti, "Analog and digital cell library in high voltage GaN-on-Si Schottky power semiconductor technology," in *Proc. IEEE 4th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Nov. 2016, pp. 176–181.
- [53] X. Li, M. Cui, and W. Liu, "A full GaN-integrated sawtooth generator based on enhancement-mode AlGaIn/GaN MIS-HEMT for GaN power converters," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Jun. 2019, pp. 1–3.
- [54] K.-Y. Wong, W. Chen, and K. J. Chen, "Integrated voltage reference and comparator circuits for GaN smart power chip technology," in *Proc. 21st Int. Symp. Power Semiconductor Devices IC's*, Jun. 2009, pp. 57–60.
- [55] B. Weiss, R. Reiner, P. Waltereit, R. Quay, O. Ambacher, A. Sepahvand, and D. Maksimovic, "Soft-switching 3 MHz converter based on monolithically integrated half-bridge GaN-chip," in *Proc. IEEE 4th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Nov. 2016, pp. 215–219. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7799940>
- [56] S. Moench, R. Reiner, P. Waltereit, D. Meder, M. Basler, R. Quay, O. Ambacher, and I. Kallfass, "Asymmetrical substrate-biasing effects at up to 350 V operation of symmetrical monolithic normally-off GaN-on-Si half-bridges," in *Proc. IEEE 7th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2019, pp. 28–35.
- [57] S. Moench, S. Müller, R. Reiner, P. Waltereit, H. Czap, M. Basler, J. Hückelheim, L. Kirste, I. Kallfass, R. Quay, and O. Ambacher, "Monolithic integrated AlGaIn/GaN power converter topologies on high-voltage AlN/GaN superlattice buffer," *Phys. Status Solidi A*, vol. 218, no. 3, 2021, Art. no. 2170014, doi: [10.1002/pssa.202000404](https://doi.org/10.1002/pssa.202000404).
- [58] S. G. Pytel, S. Lentijo, A. Koudymov, S. Rai, H. Fatima, V. Adivarahan, A. Chitnis, J. Yang, J. L. Hudgins, E. Santi, M. Monti, G. Simin, and M. A. Khan, "AlGaIn/GaN MOSFET integrated circuit power converter," in *Proc. IEEE 35th Annu. Power Electron. Spec. Conf.*, vol. 1, Jun. 2004, pp. 579–584.
- [59] B. Weiss, R. Reiner, P. Waltereit, R. Quay, and O. Ambacher, "Operation of PCB-embedded, high-voltage multilevel-converter GaN-IC," in *Proc. IEEE 5th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Albuquerque, NM, USA, Oct. 2017, pp. 398–403. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8170580>
- [60] Y. Uemoto, T. Morita, A. Ikoshi, H. Umeda, H. Matsuo, J. Shimizu, M. Hikita, M. Yanagihara, T. Ueda, T. Tanaka, and D. Ueda, "GaN monolithic inverter IC using normally-off gate injection transistors with planar isolation on Si substrate," in *IEDM Tech. Dig.*, Dec. 2009, pp. 1–4.

- [61] S. Moench, R. Reiner, F. Benkhelifa, M. Basler, P. Waltereit, and R. Quay, "A three-phase GaN-on-Si inverter IC for low-voltage motor drives," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Europe)*, Nuremberg, Germany, 2021, pp. 1–7.
- [62] Y. Zhang, M. Rodríguez, and D. Maksimović, "Very high frequency PWM buck converters using monolithic GaN half-bridge power stages with integrated gate drivers," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7926–7942, Nov. 2016, doi: [10.1109/TPEL.2015.2513058](https://doi.org/10.1109/TPEL.2015.2513058).
- [63] W. Chen, K.-Y. Wong, and K. J. Chen, "Single-chip boost converter using monolithically integrated AlGaN/GaN lateral field-effect rectifier and normally off HEMT," *IEEE Electron Device Lett.*, vol. 30, no. 5, pp. 430–432, May 2009, doi: [10.1109/LED.2009.2015897](https://doi.org/10.1109/LED.2009.2015897).
- [64] L. Nela, R. Van Erp, G. Kampitsis, H. K. Yildirim, J. Ma, and E. Matioli, "Ultra-compact, high-frequency power integrated circuits based on GaN-on-Si Schottky barrier diodes," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1269–1273, Feb. 2021, doi: [10.1109/TPEL.2020.3008226](https://doi.org/10.1109/TPEL.2020.3008226).
- [65] D. Reusch, J. Strydom, and A. Lidow, "Monolithic integration of GaN transistors for higher efficiency and power density in DC–DC converters," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Europe)*, 2015, pp. 1–8.
- [66] A. Lidow, "The path forward for GaN power devices," in *Proc. IEEE Workshop Wide Bandgap Power Devices Appl. Asia (WiPDA Asia)*, Sep. 2020, pp. 1–3.
- [67] B. Weiss, R. Reiner, V. Polyakov, P. Waltereit, R. Quay, O. Ambacher, and D. Maksimovic, "Substrate biasing effects in a high-voltage, monolithically-integrated half-bridge GaN-chip," in *Proc. IEEE 5th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2017, pp. 265–272.
- [68] S. Ujita, Y. Kinoshita, H. Umeda, T. Morita, S. Tamura, M. Ishida, and T. Ueda, "A compact GaN-based DC–DC converter IC with high-speed gate drivers enabling high efficiencies," in *Proc. IEEE 26th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, Jun. 2014, pp. 51–54.
- [69] M. E. Mahalawy, S. Patten, D. Landt, R. Ward, A. Walker, and A. Fayed, "An all-GaN differential driver for a 60 V GaN-based power amplifier with 1 GHz switching frequency," in *Proc. WAMICON*, Jun. 2014, pp. 1–3.
- [70] S. Moench, M. Costa, A. Barner, I. Kalfass, R. Reiner, B. Weiss, P. Waltereit, R. Quay, and O. Ambacher, "Monolithic integrated quasi-normally-off gate driver and 600 V GaN-on-Si HEMT," in *Proc. IEEE 3rd Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Nov. 2015, pp. 92–97.
- [71] J. Roberts, J. Styles, and D. Chen, "Integrated gate drivers for e-mode very high power GaN transistors," in *Proc. IEEE Int. Workshop Integr. Power Packag. (IWIPP)*, May 2015, pp. 16–19.
- [72] S. Moench, I. Kalfass, R. Reiner, B. Weiss, P. Waltereit, R. Quay, and O. Ambacher, "Single-input GaN gate driver based on depletion-mode logic integrated with a 600 V GaN-on-Si power transistor," in *Proc. IEEE 4th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Nov. 2016, pp. 204–209.
- [73] S.-W. Han, M.-G. Jo, H. Kim, C.-H. Cho, and H.-Y. Cha, "AlGaN/GaN-on-Si monolithic power-switching device with integrated gate current booster," *Solid-State Electron.*, vol. 134, pp. 30–38, Aug. 2017, doi: [10.1016/j.sse.2017.05.009](https://doi.org/10.1016/j.sse.2017.05.009).
- [74] M. Cui, R. Sun, Q. Bu, W. Liu, H. Wen, A. Li, Y. C. Liang, and C. Zhao, "Monolithic GaN half-bridge stages with integrated gate drivers for high temperature DC–DC buck converters," *IEEE Access*, vol. 7, pp. 184375–184384, 2019, doi: [10.1109/ACCESS.2019.2958059](https://doi.org/10.1109/ACCESS.2019.2958059).
- [75] S. Moench, R. Reiner, P. Waltereit, J. Hueckelheim, D. Meder, R. Quay, O. Ambacher, and I. Kalfass, "A 600 V GaN-on-Si power IC with integrated gate driver, freewheeling diode, temperature and current sensors and auxiliary devices," in *Proc. 11th Int. Conf. Integr. Power Electron. Syst. (CIPS)*, 2020, pp. 1–6.
- [76] S. Moench, R. Reiner, P. Waltereit, S. Müller, R. Quay, O. Ambacher, and I. Kalfass, "A 600 V p-GaN gate HEMT with intrinsic freewheeling Schottky-diode in a GaN power IC with bootstrapped driver and sensors," in *Proc. 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sep. 2020, pp. 254–257.
- [77] D. Kinzer, "Breaking speed limits with GaN power ICs," presented at the IEEE Appl. Power Electron. Conf. (APEC), 2016, pp. 1–25.
- [78] R. Reiner, P. Waltereit, B. Weiss, M. Wespel, D. Meder, M. Mikulla, R. Quay, and O. Ambacher, "Linear temperature sensors in high-voltage GaN-HEMT power devices," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2016, pp. 2083–2086. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?>
- [79] S. Moench, R. Reiner, P. Waltereit, R. Quay, O. Ambacher, and I. Kalfass, "Integrated current sensing in GaN power ICs," in *Proc. 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2019, pp. 111–114.
- [80] J. Roberts, G. Klowak, D. Chen, and A. Mizan, "Drive and protection methods for very high current lateral GaN power transistors," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2015, pp. 3128–3131.
- [81] R. Sun, Y. C. Liang, Y.-C. Yeo, and C. Zhao, "Au-free AlGaN/GaN MIS-HEMTs with embedded current sensing structure for power switching applications," *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3515–3518, Aug. 2017, doi: [10.1109/TED.2017.2717934](https://doi.org/10.1109/TED.2017.2717934).
- [82] M. Biglarbegan and B. Parkhideh, "Characterization of SenseGaN current-mirroring for power GaN with the virtual grounding in a boost converter," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Oct. 2017, pp. 5915–5919.
- [83] M. S. Zaman, W. L. Jiang, S. Murray, H. De Vleeschouwer, P. Moens, J. Roig, and O. Trescases, "Integrated SenseHEMT and gate-driver on a 650-V GaN-on-Si platform demonstrated in a bridgeless totem-pole PFC converter," in *Proc. 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sep. 2020, pp. 26–29.
- [84] A. M. H. Kwan, Y. Guan, X. Liu, and K. J. Chen, "Integrated over-temperature protection circuit for GaN smart power ICs," *Jpn. J. Appl. Phys.*, vol. 52, no. 8S, Aug. 2013, Art. no. 08JN15, doi: [10.7567/jjap.52.08jn15](https://doi.org/10.7567/jjap.52.08jn15).
- [85] X. Li, K. Geens, N. Amirifar, M. Zhao, S. You, N. Posthuma, H. Liang, G. Groeseneken, and S. Decoutere, "Integration of GaN analog building blocks on p-GaN wafers for GaN ICs," *J. Semicond.*, vol. 42, no. 2, pp. 24103, 2021, doi: [10.1088/1674-4926/42/2/024103](https://doi.org/10.1088/1674-4926/42/2/024103).
- [86] R. Sun, J. Lai, W. Chen, and B. Zhang, "GaN power integration for high frequency and high efficiency power applications: A review," *IEEE Access*, vol. 8, pp. 15529–15542, 2020, doi: [10.1109/ACCESS.2020.2967027](https://doi.org/10.1109/ACCESS.2020.2967027).
- [87] Z. J. Liu, T. Huang, J. Ma, C. Liu, and K. M. Lau, "Monolithic integration of AlGaN/GaN HEMT on LED by MOCVD," *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 330–332, Mar. 2014, doi: [10.1109/LED.2014.2300897](https://doi.org/10.1109/LED.2014.2300897).
- [88] I.-Y. Park, Y.-K. Choi, K.-Y. Ko, S.-C. Shim, B.-K. Jun, N.-C. Moon, N.-J. Kim, and K.-D. Yoo, "BCD (bipolar-CMOS-DMOS) technology trends for power management IC," in *Proc. 8th Int. Conf. Power Electron.-ECCE Asia*, May 2011, pp. 318–325.
- [89] Stefaan Decoutere. *Tutorial: All-GaN GaN-ICs in the IMEC's GaN-on-SOI Technologie*. Accessed: Aug. 26, 2020. [Online]. Available: [https://europractice-ic.com/wp-content/uploads/2019/09/Tutorial-AllGaN-GaN-ICs\\_imec\\_Aug2019.pdf](https://europractice-ic.com/wp-content/uploads/2019/09/Tutorial-AllGaN-GaN-ICs_imec_Aug2019.pdf)
- [90] *Datasheet: XU035: 0.35 Micron Modular Analog Mixed Signal Ultra High-Voltage Technology*, X-FAB, Erfurt, Germany, 2020.
- [91] Europractice IC Service. (2021). *Pricelist for General Europractice MPW Runs*. Accessed: Jun. 10, 2021. [Online]. Available: [https://europractice-ic.com/wp-content/uploads/2021/01/Pricelist-EUROPRACTICE-General-MPW\\_6.pdf](https://europractice-ic.com/wp-content/uploads/2021/01/Pricelist-EUROPRACTICE-General-MPW_6.pdf)
- [92] X. Li, K. Geens, D. Wellekens, M. Zhao, A. Magnani, N. Amirifar, B. Bakeroot, S. You, D. Fahle, H. Hahn, M. Heuken, V. Odnoblyudov, O. Aktas, C. Basceri, D. Marcon, G. Groeseneken, and S. Decoutere, "Integration of 650 V GaN power ICs on 200 mm engineered substrates," *IEEE Trans. Semicond. Manuf.*, vol. 33, no. 4, pp. 534–538, Nov. 2020, doi: [10.1109/TSM.2020.3017703](https://doi.org/10.1109/TSM.2020.3017703).
- [93] R. Reiner, T. Gerrer, B. Weiss, P. Waltereit, S. Moench, D. Meder, M. Sinnwell, M. Dammann, R. Quay, and O. Ambacher, "Si-substrate removal for AlGaN/GaN devices on PCB carriers," in *Proc. 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sep. 2020, pp. 286–289.
- [94] Z. Zheng, W. Song, L. Zhang, S. Yang, H. Xu, R. K.-Y. Wong, J. Wei, and K. J. Chen, "Enhancement-mode GaN p-channel MOSFETs for power integration," in *Proc. 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sep. 2020, pp. 525–528.
- [95] Z. Zheng, W. Song, L. Zhang, S. Yang, J. Wei, and K. J. Chen, "Monolithically integrated GaN ring oscillator based on high-performance complementary logic inverters," *IEEE Electron Device Lett.*, vol. 42, no. 1, pp. 26–29, Jan. 2021, doi: [10.1109/LED.2020.3039264](https://doi.org/10.1109/LED.2020.3039264).
- [96] Y. Zhang, A. Dadgar, and T. Palacios, "Gallium nitride vertical power devices on foreign substrates: A review and outlook," *J. Phys. D, Appl. Phys.*, vol. 51, no. 27, Jul. 2018, Art. no. 273001, doi: [10.1088/1361-6463/aac8aa](https://doi.org/10.1088/1361-6463/aac8aa).

- [97] P. Doring, R. Driad, R. Reiner, P. Waltereit, S. Leone, M. Mikulla, and O. Ambacher, "Technology of GaN-based large area CAVETs with co-integrated HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 11, pp. 5547–5552, Nov. 2021, doi: [10.1109/TED.2021.3109840](https://doi.org/10.1109/TED.2021.3109840).
- [98] I. Ben-Yaacov, Y.-K. Seck, S. Heikman, S. P. DenBaars, and U. K. Mishra, "AlGaIn/GaN current aperture vertical electron transistors," in *Proc. 60th Conf. Dig. Device Res. Conf. (DRC)*, 2002, pp. 31–32.
- [99] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and depletion mode AlGaIn/GaN CAVET with Mg-ion-implanted GaN as current blocking layer," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 543–545, Jun. 2008, doi: [10.1109/LED.2008.922982](https://doi.org/10.1109/LED.2008.922982).
- [100] P. Doering, R. Driad, S. Leone, S. Mueller, P. Waltereit, L. Kirste, V. Polyakov, M. Mikulla, and O. Ambacher, "Growth and fabrication of quasivertical current aperture vertical electron transistor structures," *Phys. Status Solidi A*, vol. 218, no. 3, Feb. 2021, Art. no. 2000379, doi: [10.1002/pssa.202000379](https://doi.org/10.1002/pssa.202000379).
- [101] P. Doering, R. Driad, R. Reiner, P. Waltereit, M. Mikulla, and O. Ambacher, "Metal organic chemical vapour deposition regrown large area GaN-on-GaN current aperture vertical electron transistors with high current capability," *Electron. Lett.*, vol. 57, no. 3, pp. 145–147, Feb. 2021, doi: [10.1049/ell2.12068](https://doi.org/10.1049/ell2.12068).
- [102] J. Wei, H. Jiang, Q. Jiang, and K. J. Chen, "Proposal of a GaN/SiC hybrid field-effect transistor for power switching applications," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2469–2473, Jun. 2016, doi: [10.1109/TED.2016.2557811](https://doi.org/10.1109/TED.2016.2557811).



**MICHAEL BASLER** received the M.Sc. degree in power and microelectronics from Reutlingen University, Reutlingen, Germany, in 2018. He is currently pursuing the Ph.D. degree in sustainable system engineering with the University of Freiburg, Germany.

Since 2019, he has been a Research Assistant with the Fraunhofer Institute for Applied Solid State Physics (IAF), Freiburg, Germany, where he is involved in the development, design, and characterization of GaN-based devices and ICs for power-electronic applications.



**RICHARD REINER** received the M.Sc. degree in electrical engineering from the Technical University of Berlin, Berlin, Germany, in 2007, and the Dr.-Ing. degree from the Technical University of Freiburg, in 2017.

From 2007 to 2010, he was a Research Associate with the Hahn-Schickard-Gesellschaft, Institute for Microsystem Technology, Villingen-Schwenningen, where he worked on developing electronic sensor systems. Since 2010, he has

worked as a Research Associate with the Fraunhofer Institute for Applied Solid State Physics (IAF), Freiburg, on the development and characterization of GaN-based devices and circuits for power-electronic applications. He has authored or coauthored more than 90 publications.



**STEFAN MOENCH** (Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering and information technology from the University of Stuttgart, Germany, in 2011 and 2014, respectively.

He was an Academic Research Assistant with the Institute of Robust Power Semiconductor Systems (ILH), University of Stuttgart. He defended his Ph.D. thesis, in 2021. He is currently a

Researcher in microelectronics with the Fraunhofer Institute for Applied Solid State Physics (IAF), Germany. His research interests include highly-integrated, highly-efficient, and fast-switching GaN-based power electronics for applications, such as electromobility and renewable energy conversion.

**FOUAD BENKHELIFA**, photograph and biography not available at the time of publication.



**PHILIPP DÖRING** received the M.Sc. degree in sustainable materials and the Ph.D. degree in sustainable systems engineering from the Albert-Ludwigs-University of Freiburg, Germany, in 2017 and 2021, respectively.

Since 2018, he has been a Research Assistant in power electronics with the Department of Sustainable System Engineering (INATECH), Albert-Ludwigs-University of Freiburg, where he has been involved in the development and characterization of new concepts of GaN-based devices.



**PATRICK WALTEREIT** received the Ph.D. degree in physics from Humboldt University of Berlin, in 2001, on growth and characterization of non-polar oriented GaN/AlGaIn hetero structures. He worked as a Postdoctoral Researcher with the University of California, Santa Barbara, USA, from 2001 to 2004, investigating MBE growth for GaN-based electronic and optoelectronic devices.

Since 2004, he has been with the Fraunhofer IAF, Freiburg, Germany, working on GaN-based high voltage and high frequency devices. He is currently the Group Leader with the III-V Technology Department and the Deputy Head of the Power Electronics Business Unit.



**RÜDIGER QUAY** (Senior Member, IEEE) received the Diploma degree in physics from Rheinisch-Westfälische Technische Hochschule (RWTH), Aachen, Germany, in 1997, the Second Diploma degree in economics, in 2003, and the Ph.D. degree (Hons.) in technical sciences and the Venia Legendi (Habilitation) degree in microelectronics from Technical University Wien, Vienna, Austria, in 2001 and 2009, respectively.

Since 2020, he has been the Chair of energy-efficient high-frequency electronics with the Institute for Sustainable System Engineering, University Freiburg, Freiburg, Germany. He currently holds the position of the Deputy Director with the Fraunhofer Institute for Applied Solid State Physics (IAF), Freiburg. He authored and coauthored 250 refereed publications and four monographs.



**OLIVER AMBACHER** received the Dipl.-Phys. degree (Hons.) from the Ludwig Maximilian University of Munich, Munich, Germany, in 1989, and the Ph.D. degree (Hons.) from Technical University of Munich, Munich, in 1993.

In 1993, he joined the Walter Schottky Institute, Technical University of Munich, Garching, Germany. Since 1995, he has been involved in the fabrication of GaN-based devices, such as UV detectors, surface acoustic wave devices, or microwave amplifiers, and the understanding of polarization induced effects in group-III nitride heterostructures and quantum wells. From 1998 to 1999, he was an Alexander von Humboldt Fellow with Cornell University, Ithaca, NY, USA. In 2002, he was a Professor of nanotechnology and the Head of the Institute for Solid State Electronics, Technical University of Ilmenau, Ilmenau, Germany. In 2004, he was elected as the Head of the New Center of Micro and Nanotechnologies. In 2007, he became a Professor of compound microsystems with the Department of Microsystems Engineering, University of Freiburg, Freiburg, Germany. Since 2007, he has been the Head of the Fraunhofer Institute for Applied Solid State Physics (IAF), Freiburg. Since 2017, he has also been the Chair of power electronics with the Institute for Sustainable System Engineering, University of Freiburg.

...