

Received October 28, 2021, accepted November 15, 2021, date of publication November 30, 2021, date of current version December 13, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3131336

A Genetic Algorithm-Based Metaheuristic Approach for Test Cost Optimization of 3D SIC

TANUSREE KAIBARTTA¹, G. P. BISWAS¹, ARUP KUMAR PAL¹, AND DEBESH KUMAR DAS²

¹Department of Computer Science and Engineering, Indian Institute of Technology (ISM) Dhanbad, Dhanbad 826004, India

²Department of Computer Science and Engineering, Jadavpur University, Kolkata 700054, India

Corresponding author: Tanusree Kaibartta (tanusree2013@iitism.ac.in)

This work was supported in part by under Grant DST/ICPS/CPS-Individual/2018/403(G).

ABSTRACT Demand for small, multi-functional, high performance electronic product with less power consumption is increasing rapidly. To meet the demand, IC design has been shifted from two dimensional integrated circuit (2D-IC) to three dimensional integrated circuit (3D-IC), where multiple device layers are stacked together to create stacked integrated circuit (SIC). This results the complexity in 3D SIC architecture and increase in the number of fault-sites. Therefore, testing of SIC has become complicated. Consequently, the test data volume also grows in proportion to the number of cores in the SIC, since each core is associated with one or more tests, which leads to longer test times. Test cost of IC which depends on test time, associated hardware to test the cores and the power dissipated at the time of test, can be represented as a weighted sum of test time and the associated hardware to test the core with power considered as the test constraint. As a result an efficient test plan is required to co-optimize test time and hardware under certain power constraint. The objective of our work is to design an efficient test plan both for non-stacked IC (i.e. SIC with single chip) and 3D stacked IC (i.e. SIC with multiple chips) under a power constraint, where each chip is provided with IEEE 1149.1 architecture. An existing cost model is used for calculating the test cost. Initially we propose First fit based two dimensional (2D) Bin Packing optimization algorithm for minimizing the test cost of non-stacked IC. However, the method produces sub-optimal result in comparison to earlier reported work. Knowing the complexity of 3D SIC, Genetic algorithm based metaheuristic approach is next proposed in this paper. It is applied on several ITC02 benchmark circuits and the experimental result shows the efficacy of the proposed algorithm in comparison to earlier works.

INDEX TERMS Bin packing, GA, SIC, TSV.

I. INTRODUCTION

Over the years, integrated circuit (IC) design has become important among researchers and industrial people, since it achieves high functionality and performance with less power consumption. To achieve high functionality and performance IC design has become complex and interconnect has become a major source of circuit delay and power consumption. To reduce circuit delay and power consumption three dimensional integrated circuit (3D IC) (i.e. several layers are stacked together and some horizontal interconnect wires are replaced by vertical connection) is introduced.

Exploring the use of the vertical dimension (3D) on both memory and logic [1], a wide range of applications of 3D IC on commercial products are seen in the market. Applying 3D

technology, memories have already been successfully manufactured and commercialized [2]–[4]. A field-programmable gate array routing switch using a 4-tier Monolithic 3D IC was designed by researchers from Stanford University in 2014 [5]. In 2015, researchers from the National NanoDevice Laboratory of Taiwan built a 6T SRAM cell in a 2-tier Monolithic 3-D IC using 50-nm transistors and 20-nm channel [6]. Again, SONY announced the world's first stacked chip CIS camera system [7]. Even 3D IC provides the suitable framework for mobile applications which require faster response, small form factors, high data bandwidth and processing power [8]. 3D IC is considered as the desirable architecture to support a neuromorphic computing system (based on neurobiological architecture) which requires a highly parallel and connected environment [9]. To improve the design of neuromorphic computing system in 3D IC, a 3D floorplan based framework is proposed in [10].

The associate editor coordinating the review of this manuscript and approving it for publication was Dušan Grujić.

Various integration technologies of 3D IC (i.e. multiple cores are integrated in a single chip or System-on-Chip (SOC), multi-chip modules (MCMs) (Marinissen and Zorian [11]) in which chips are placed laterally, system in packages (SiPs) in which chips are stacked vertically by bonding wires, stacked integrated chip (SIC) [11]–[14] in which chips are stacked vertically and connected by interconnects known as Through-Silicon-Vias (TSVs)) have helped to achieve more functionality with increased performance, lower power and reduced production cost. All these integration technologies have their respective pros and cons. For example, unlike SoC, MCM, SiP and SIC provide heterogeneous system integration. A TSV based three dimensional stacked integrated circuit (3D-SIC) integrates multiple dies vertically for stacking, thereby creating a smaller footprint, high transistor density and providing enhanced speed, reduced wire length [20]. During the IC fabrication, there may be a chance for TSV to become defective and it must be identified to increase the performance of the system. To resolve this problem, many faulty TSV detection techniques are introduced [15]–[19].

Although the introduction of 3D-SIC has reduced the cost of production but increased the design complexity due to which ICs have become prone to defects during manufacturing. As a result it increases test cost. Generally, test flow of 2D IC, comprises of two test flows (i) Wafer Sort (performed after wafer fabrication and before assembly and packaging) and (ii) Final Test or Package Test [11] (see Figure 1). The name wafer sort indicates testing each chip to sort out known good dies (KGDs).




FIGURE 1. 2D IC Test Flow.

According to Marinissen et. al [11] 3D IC consisting of n dies has $2n$ test flows, (i) n tests for individual dies before packaging (ii) $(n - 2)$ tests for intermediate stacking (iii) one for the final stack (iv) one for packaging.

Here die and chip can be used interchangeably. An example with six dies are shown in Figure 2 and it is clear that total test flows is 12. test-cost optimization for 3D ICs is done by developing a cost model that takes into account various test costs at each step of the stacking process. Several

studies [21]–[25] have been carried out on 3D SIC. Among these, [22] and [23] are related to yield improvement during testing. Wafer matching and layer redundancy are considered as important method for improving the yield in [22]. Again in [23], test-cost optimization for 3D ICs is done by developing a cost model that takes into account various test costs at each step of the stacking process. In [24], Manjari et. al addresses the problem of finding best possible stacking sequence of dies such that the total stacking time is minimum and a given TAM width constraint is satisfied, assuming test time and TAM width of each die are already given. Basically there are two ways to test the dies either sequentially or concurrently. In case of concurrent test dies require less test time but more TAM width whereas serial schedule requires more test time and less TAM width. Since, there are various possible ways to stack the dies sequentially or concurrently under a given TAM width, objective is to find out the best one.

Since testing of each core causes power dissipation, therefore an efficient test schedule is required to test n number of cores with different power values in a way such that the power generated during testing does not exceed certain power limit w_{max} and the time taken to test all cores is minimized. If the objective is to reduce the power only, then cores can be tested sequentially. If the target is to reduce the test time only then the cores can be tested concurrently, obviously the testing power may exceed the w_{max} value and can cause the damage to the IC. A common approach for reducing the test time for core-based ICs would be to perform concurrent core tests. Entirely new work on 3D SIC addressing power in IEEE 1149.1 framework is proposed in [21], [25]. Unlike [24], they considered the following integration (i) Single chip per package in which each chip can have multiple cores and (ii) Multiple chip per package in which each chip can have multiple cores. Since testing always incurs power, so power generated at the time of test is an important factor. According to Sengupta et al. [21], [25] two main contributors to the test cost of ICs are (i) test time and (ii) the design for testability (DFT) hardware. Basically, the test time of an IC is the total time taken to execute the applied test schedule that is the order in which the various logic blocks i.e. cores of an IC are tested.

While, test time can be represented as the sum of wafer test time and package test time, test cost can be formulated as the weighted sum of test time and the DFT hardware (in terms of number of test data registers (i.e. TDR)). Moreover, scheduling tests under power constraints, with the objective of minimizing test cost, is NP-hard [26].

Observing the complexity of the work, Simulated Annealing based method is applied in [25]. The main drawback of Simulated Annealing is that it takes single solution and try to enhance it to get better solutions at the cost of high computational time. In this work, our objective is to obtain an efficient test plan so that test cost is minimum. Now if we set our target to minimize the test time only number of TDRs increases, while minimizing the number of TDRs




FIGURE 2. Example of a 3D SIC Test flow with six dies.

causes increase in the overall test time. Therefore, optimizing only one aspect of test cost (i.e. test time or TDR) may restrict us to obtain optimized results overall. Initially, we propose a 2D Bin Packing optimization algorithm for core-based 3D non stacked ICs to minimize the test cost. Since the method produces sub-optimal result in comparison to earlier reported work and considering the complexity of 3D SICs, we apply Genetic algorithm based metaheuristic approach to obtain near-optimal test cost.

We compare our work with an earlier work [25]. The work in [25] used IEEE 1149.1 which is also extensively used in other works. For this reason, we limit our work to IEEE 1149.1 architecture only. Also, TSV interconnect test contributes a constant term to the test time in IEEE 1149.1. Therefore, TSV interconnect test is not considered when addressing test scheduling in the research work.

The remaining part of the paper is organized as follows. Section II describes preliminaries and background of SIC and Non IC in IEEE 1149.1 JTAG test architecture and cost model. Problem formulation for both Non SIC and SIC are discussed in Section III. Proposed work is discussed in Section IV. Experimental result is discussed in Section V. Finally the paper concludes with observation in Section VI.

II. PRELIMINARIES

Among various design for testability (i.e. DFT) architectures, IEEE 1149.1 is an important scan based architectures for testing and it is commonly known as JTAG (Joint Test Access Group) architecture. In IEEE 1149.1, input and output terminals are worked as a shift register to improve the testability of IC.

A. TEST ARCHITECTURE

In this section we discuss two important design architectures of 3D IC-(i) Non stacked IC (i.e. Non SIC) and (ii) Stacked IC (i.e. SIC).

1) NON SIC

The test architecture of a Non SIC based on IEEE 1149.1 architecture is shown in Figure 3. A chip consists of three cores c_1, c_2 and c_3 and test access point (TAP) consists of five terminals, namely Test Data Input (TDI), Test Data Output (TDO), Test Mode Select (TMS), Test Clock (TCK) and an optional Test Reset (TRST).

TAP controller can access the scan chain of each core via TDRs, again the test data is sent from TAP to cores via Test data register (TDR). If more than one core are tested in a session then cores are tested in single session and they share single TDR. In Figure 3, cores c_1 and c_2 are tested in same session, so they are tested via single TDR i.e. TDR1.




FIGURE 3. Example of Non SIC with three cores.

If more than one core to be tested in sequence and in different sessions, they are tested via different TDRs. According to Figure 3, c_3 is tested in different session and so an extra TDR that is TDR2 is required for testing.

2) SIC

Figure 4 depicts IEEE 1149.1 architecture based 3D stacked IC with two chips $Chip_1$ and $Chip_2$, where $Chip_2$ is stacked on $Chip_1$. Here, $Chip_1$ contains three cores c_1, c_2 and c_3 and $Chip_2$ contains two cores c_4 and c_5 in IEEE 1149.1 architecture, where test access point (TAP) consists of five terminals.

The basic principle of test application process during testing is discussed as follows: In 3D SIC, to test the cores, the test patterns are shifted into the TDRs through the respective TDI_down of the chips and then applied to the cores and the response is captured in TDRs. Again, the captured response is shifted out through TDO_up of the topmost chip which acts as the TDI_down of the chip above. The test response, is shifted out through the TDO_up of the topmost chip and exits each chip through the TDO_down. Each test response exits the 3D Stacked IC via the TDO_down of the lowermost chip.

B. COST MODEL

The existing test cost model [25] is considered for discussion. Considering number of terminals $\delta = 5$ (i.e. TDI, TDO, TMS, TCK, TRST), let C (with each core having scan chain length l_i , pattern p_i and power w_i) number of cores are tested in any j th session then test time t_j of more than one core can be calculated in equation 1, where l_c and p_c indicate length of scan chain and number of patterns respectively.

$$t_j = (\delta + \sum_{1 \leq i \leq C} l_i) \max_{\forall c} (p_c) + \sum_{1 \leq i \leq C} l_i \quad (1)$$

If $c = 1$ (single core is tested in any session), then equation 1 can be reduced to 2.

$$t_j = (\delta + l_1) * p_1 + l_1 \quad (2)$$

If C number of cores are tested in any session j , the power generated during j th session i.e. w_j can be calculated as equation follows which is the sum of the power dissipated by each core tested in the j th session.

$$w_j = \sum_{1 \leq i \leq C} w_i \quad (3)$$

Now if there exists q number of sessions in a particular test plan then maximum power w_{max} of that test plan is shown in equation 4

$$w_{max} = \max_{\forall q} w_q \quad (4)$$

According to [25], the cost of testing can be calculated using equation 5, where α and β are weight constants specified by the designer and T and TDR are total test time and number of test data registers respectively. The constant α is set to 1 and β is set to a positive value greater than 1, such

that the DFT hardware and test time become similar order of magnitude as in [25].

$$Cost = \alpha.T + \beta.TDR \quad (5)$$

Since α is 1 in [25], so the equation 5 can be reduced to the following

$$Cost = T + \beta.TDR \quad (6)$$

Total time T is calculated as shown in equation 7, where T_w and T_{pt} are wafer sort and package test time respectively.

$$T = T_w + T_{pt} \quad (7)$$

However, the procedure to find out T_w and T_{pt} varies from Non SIC to SIC. Since in Non SIC single chip (with single core or multiple cores) is involved, therefore, T_w and T_{pt} are identical. So, if k number of sessions are involved in Non SIC testing, then total test time T will be as follows:

$$T = 2 \sum_{j=1}^k t_j \quad (8)$$

The test time T_w consisting of k sessions can be calculated as follows:-

$$T_w = \sum_{j=1}^k t_j \quad (9)$$

The test time T_{pt} consisting of k sessions of SIC can be calculated as follows:-

$$T_{pt} = \sum_{j=1}^k t_j \quad (10)$$

Most of the research work addressed the test related problems and its solution in system on chip (SOC) environment. Among various works in SIC, limited number of papers addressed the test scheduling problem under resource and power constraint on Non SIC.

C. NON SIC

The entire description of Non SIC with three cores (see Figure 3) is shown in Table 1, where description of each core is represented in the form of scan chain length l , number of patterns p and power value w . According to Table 1, scan chain length l , number of patterns p and power value w of cores c_1, c_2 and c_3 are $\{30, 30, 50\}, \{30, 30, 40\}$ and $\{70, 70, 40\}$ respectively. The power value indicates power dissipation per test. It is expressed as a non-negative integer. In benchmarks [34] no unit is specified for it. Now there are various ways to test the cores i.e. test the three cores in

TABLE 1. Example data used in Non SIC [25].

	c_1	c_2	c_3
scan chain length l	30	30	70
patterns required p	30	30	70
power dissipated w	50	40	40




FIGURE 4. Example of 3D SIC with two chips.

three different sessions with three different TDRs ($\{c_1\}$, $\{c_2\}$, $\{c_3\}$), test two cores in one session and remaining one core in another session ($\{c_1, c_2\}$, $\{c_3\}$) or ($\{c_1, c_3\}$, $\{c_2\}$) or ($\{c_2, c_3\}$, $\{c_1\}$) or test all three cores in single session ($\{c_1, c_2, c_3\}$). Here, cores placed between “{ }” indicates that they are tested in same session otherwise they are tested in different sessions. Now if the power value is restricted to 100 units only, then testing three cores in single session i.e. $\{c_1, c_2, c_3\}$ is not possible, since the power generated during single session will be $50+40+40=130$ units. Again, if three cores are tested in three different sessions i.e. $\{c_1\}$, $\{c_2\}$, $\{c_3\}$ in a particular schedule then the test time of three sessions will be 1080, 1080 and 5325 respectively (applying equation 2 on each session). However, the wafer test time of that schedule becomes 7480 (applying equation 9) and generated power will be the maximum power of all three cores i.e. 50. Since wafer test time and package test time of Non SIC are identical so, total test time T becomes 14960 (applying equation 8) and the test cost becomes 20960 (applying equation 6 and considering number of TDR equals to 3). Among remaining possible solutions ($\{c_1, c_2\}$, $\{c_3\}$) is the best choice since total test time T becomes 14660 (applying equation 7) and the test cost becomes 18660 (applying equation 8 and considering number of TDR equals to 2). As discussed earlier for Non SIC, the identical test schedules are applied during wafer sort and package test.

D. SIC

Let us consider a stacked integrated circuit consisting of two chips, $Chip_1$ and $Chip_2$, where $Chip_1$ consists of three cores c_1, c_2 and c_3 and $Chip_2$ consists of two cores c_4 and c_5 only (see Table 2).

Various possible test plans and its corresponding costs for $\beta = 2000$ are shown in Tables 3 and 4 respectively. In Table 3, first, second, third and fourth columns indicate test

TABLE 2. Example data used in SIC [25].

	$Chip_1$			$Chip_2$	
	c_1	c_2	c_3	c_4	c_5
scan chain length l	30	30	70	70	30
patterns required p	30	30	70	70	10
power dissipated w	50	40	40	20	10

TABLE 3. Various possible test plans for the given example in 3D stacked IC.

Test Plan	Wafer Sort $Chip_1$	$Chip_2$	Package Test
1	$\{c_1, c_2, c_3\}$	$\{c_4, c_5\}$	$\{c_1, c_2, c_3\}, \{c_4, c_5\}$
2	$\{c_1, c_2, c_3\}$	$\{c_4\}, \{c_5\}$	$\{c_1, c_2, c_3\}, \{c_4\}, \{c_5\}$
3	$\{c_1, c_2\}, \{c_3\}$	$\{c_4, c_5\}$	$\{c_1, c_2\}, \{c_3, c_4, c_5\}$
4	$\{c_1, c_2\}, \{c_3\}$	$\{c_4\}, \{c_5\}$	$\{c_1, c_2, c_5\}, \{c_3\}, \{c_4\}$
5 Heuristic [25]	$\{c_1, c_2\}, \{c_3\}$	$\{c_4\}, \{c_5\}$	$\{c_1, c_2, c_5\}, \{c_3, c_4\}$
6 Simulated Annealing [25]	$\{c_1, c_2\}, \{c_3\}$	$\{c_4\}, \{c_5\}$	$\{c_3, c_4\}, \{c_1, c_2\}, \{c_5\}$

plan number, test session(s) of $Chip_1$ and $Chip_2$ during wafer sort, test schedule during package test respectively. Rows of Table 3 indicate six test plans and its corresponding session configuration. For example, in test plan 3 (third row), c_1, c_2 of $Chip_1$ are tested in single session and c_3 of $Chip_2$ is tested in another session during wafer sort. According to test plan 3, c_4 and c_5 of $Chip_2$ are tested in single session during wafer sort. Since, cores of $Chip_1$ and $Chip_2$ are tested together during package test, therefore c_1 and c_2 of $Chip_1$ are chosen to be tested in one session and c_3 of $Chip_1$ and c_4, c_5 of $Chip_2$ are chosen to be tested in another session during package test. The details of test time, number of TDR and test cost and the maximum power generated during testing are discussed in Table 4, where first column indicates test plan number, second and third columns indicate test time and TDR of $Chip_1$, fourth and fifth columns indicate test time and TDR of $Chip_2$, sixth column indicates package test time respectively. Next three columns indicate overall test time, hardware and test cost

TABLE 4. Test time, TDR and test cost of the give example in 3D stacked IC for $\beta = 2000$.

Test plan	Wafer				Package	Overall			
	Time				Time				
	$Chip_1$		$Chip_2$						
	T_{w1}	TDR	T_{w2}	TDR	T_{pt}	T	Hardware	Cost	w_{pt}
1	9580	1	7450	1	17030	34060	4000	38060	130
2	9580	1	5700	2	15280	30560	6000	36560	130
3	7330	2	7450	1	14430	29210	6000	35210	90
4	7330	2	5700	2	13580	26610	8000	34610	100
5	7330	2	7450	2	13230	26260	8000	34260	100
6	7330	2	5700	2	12680	25710	8000	33710	90

TABLE 5. Test time, TDR and test cost of the give example in 3D stacked IC for $\beta = 3000$.

Test plan	Wafer				Package	Overall			
	Time				Time				
	$Chip_1$		$Chip_2$						
	T_{w1}	TDR	T_{w2}	TDR	T_{pt}	T	Hardware	Cost	w_{pt}
1	9580	1	7450	1	17030	34060	6000	40060	130
2	9580	1	5700	2	15280	30560	9000	39560	130
3	7330	2	7450	1	14430	29210	9000	38210	90
4	7330	2	5700	2	13580	26610	12000	38610	100
5	7330	2	7450	2	13230	26260	12000	38260	100
6	7330	2	5700	2	12680	25710	12000	37710	90

respectively. Last column indicates power generated during testing.

Consider the test plan 1. Since all three cores in $Chip_1$ share a common TDR in first test plan, the wafer sort schedule of $Chip_1$ comprises of a single session (i.e. $\{c_1, c_2, c_3\}$) and the corresponding test time is calculated as 9580 time units (applying equation 1). Similarly, two cores in $Chip_2$ share a common TDR in first test plan, the wafer sort schedule of $Chip_2$ comprises of a single session (i.e. $\{c_4, c_5\}$) and the corresponding test time is calculated 7450 time unit (applying equation 1). Since two sessions $\{c_1, c_2, c_3\}$ and $\{c_4, c_5\}$ are involved during package test, the overall package test time becomes 17030 time unit (applying equation 1). Next applying equation 7, we obtain overall test time (i.e. T) 34060 time unit, overall hardware 4000 (considering $\beta = 2000$), total cost 38060 unit (applying equation 5) and maximum power generated (i.e. w_{pt}) 130 unit of test plan 1. Since, maximum power 100 (i.e. w_{max}) is less than 130, so the test plan is unacceptable. In a similar manner the test cost for other test plans can be calculated.

According to [25] test plan 5 is the best test plan since test cost in this case is 34260 which is minimum among all five test costs and w_{pt} is within power boundary.

Test costs for the same test plan (as shown in Table 3) for $\beta = 3000$ is shown in Table 5.

III. PROBLEM FORMULATION

A. NON SIC

Considering the test architecture supported by IEEE 1149.1 standard and given a set of cores c_1, \dots, c_n , their scan chain lengths l_1, \dots, l_n , patterns p_1, \dots, p_n , power values as w_1, \dots, w_n , maximum power constraint w_{max} , time

coefficient α and hardware coefficient β , our objective is to minimize the test cost as mentioned in equation 5, satisfying a given power constraint w_{max} .

B. SIC

Considering the test architecture supported by IEEE 1149.1 standard, a multichip SIC which comprises of a set of $N = Chip_1, Chip_2, \dots, Chip_n$ chips in the stack, where $Chip_1$ has set of m cores, c_1, \dots, c_m cores, their scan chain length l_1, \dots, l_m , patterns p_1, \dots, p_m and power w_1, \dots, w_m , $Chip_2$ has set of n cores, c_1, \dots, c_n cores their scan chain length l_1, \dots, l_n , patterns p_1, \dots, p_n and power w_1, \dots, w_n . Let n th chip $Chip_n$ has o cores, c_1, \dots, c_o cores, their scan chain length l_1, \dots, l_o , patterns p_1, \dots, p_o and power w_1, \dots, w_o . Objective is to reduce the test cost both for wafer and package test under certain power boundary w_{max} .

IV. PROPOSED WORK

In the Bin Packing problem, a given set of input data items are needed to pack in a way such that the minimum number of bins are used. It is a well-known technique for various optimization problems and it has wide range of applications in various field such as operations research, computer science, and engineering. An asymptotically optimal parallel Bin Packing algorithm is discussed in [27]. Study of many classical Bin Packing algorithms are discussed in [28]. A study on two dimensional packing problems are discussed in [29]. The 2D Bin Packing problem can be described as follows: Given n items of different weights w_1, \dots, w_n and maximum capacity of bins $w_{max} (\geq \max(w_1, \dots, w_n))$, assign each item to a bin such that total number of bins c_{bin} is minimized. For an example, there are 5 items of weights 4,

8, 1, 4 and 2 respectively and bin capacity is 10. Objective is to assign these 5 items to the given capacity bin such that total number of bins is minimum. Solving the problem, we find that minimum 2 bins is required to assign all the 5 items and the resultant bins with 5 items are {8, 2} and {4, 4, 1}. Various techniques can be used to solve this problem-(i) First fit decreasing (ii) Best fit decreasing. Test cost optimization for core based ICs under a power constraint can be transformed to 2D Bin Packing problem. Bin Packing problem is widely used in various problem in 2D SOC architectures such as test time optimization of 2D core-based SOC designs [30], resource allocation and test scheduling problem of core-based SOC [31], co-optimization of TAM and wrapper in 2D SOC [32], core based SoC test scheduling with power constraint [33] etc. Another application of Bin Packing problem in 3D architecture is reported in [25]. Most of the earlier reported works ([30]–[33] and [25]) are based on Best Fit Bin Packing algorithm while our work is based on the First Fit Decreasing algorithm. Moreover, the earlier reported works [30]–[33] address 2D SOC architecture where the proposed work addresses more complicated problem which is based on 3D architecture in which multiple device layers are stacked together (3D SIC). Unlike [30]–[33] (where Bin Packing based heuristic algorithm is applied for solving 2D SOC problem) we have applied Genetic algorithm based metaheuristic approach to solve the problem of 3D SIC.

A. 2D BIN PACKING FOR NON SIC

We now discuss elaborately First fit decreasing based Bin Packing algorithm for minimizing test cost in Non SIC. In First fit decreasing algorithm, items are arranged in decreasing order, and then in this way next item is always packed into the first bin where it fits. Let there are five cores Core 1, Core 2, Core 3, Core 4 and Core 5 indicated by c_1, c_2, c_3, c_4 and c_5 respectively in a Non SIC (see Table 6). If we apply Heuristic [25], cores will be sorted in descending order based on the test pattern, therefore the resultant order of cores will be Core 3, Core 4, Core 1, Core 2, Core 5 and resultant test plan will be $\{c_3, c_4, c_5\}$ and $\{c_1, c_2\}$ and the number of TDRs will be 2. Hence, the resultant test cost will be 32860.

However, further optimization in test cost is achieved applying proposed First fit decreasing based Bin Packing algorithm where cores are sorted in descending order according to their power values. **Algorithm 1** shows the procedure to create bin and test schedule and **Algorithm 2** shows the procedure for calculating test time and test cost.

In proposed First fit decreasing based Bin Packing algorithm, cores are considered as items which are to be placed inside bins and each bin can be considered as session with w_{max} bin capacity. We have to propose a test plan such that using minimum number of bins all cores are placed inside the bins and which results in minimized test cost.

Initially, cores are sorted in descending order according to their power values (see Figure 5).

Let the bin capacity is 100 (which is same as maximum power boundary w_{max}). Since Core 1 is the largest item

Algorithm 1 For Creating Bin and Test Schedule

```

1: Input:  $c_1, \dots, c_n, l_1, \dots, l_n, p_1, \dots, p_n, w_1, \dots, w_n, \alpha, \beta$ 
2: and  $w_{max}$ 
3: Output:  $m$  bins and resultant schedule
4: begin
5: Sort  $w_1, \dots, w_n$  power values in decreasing order.
6: bin  $b_j, j = 1, 2 \dots n$ . /* maintain an array of size  $n$  to store remaining space in bins */
7: for  $i = 1, n$  do
8:   All  $w_i$ 
9:   for  $j = 1, m$  do
10:    All bins  $b_j$ 
11:    if  $b_j \geq w_i$  then /* if  $j$ th bin capacity is greater than the power of any  $i$  th core
12:       $b_j = b_j - w_i$  /*  $b_j$  holds the remaining bin capacity */
13:      break the loop
14:    end if
15:  end for
16:  if  $j == m$  then /* value did not fit in any available bin then */
17:     $j = j + 1$  /* number of bin is incremented by 1 */
18:     $b_j = w_{max} - w_i$  /* Create new bin and select  $w_i$  value. */
19:     $m = m + 1$ 
20:  end if
21: end for
22: End

```

Algorithm 2 For Calculating Test Time and Test Cost of Non SIC

```

1: Input: Output of Algorithm 1,  $\alpha, \beta$ 
2: Output: Test cost
3: for  $i = 1, m$  do
4:   Calculate  $t_j$  using equation 1 /* If more than one core in single session */
5:   Calculate  $t_j$  using equation 2. /* If single core in single session */
6:   Calculate total test time  $T$  using equation 8. /* number of session  $k$  equals to  $m$  */
7: end for
8: Calculate overall cost using equation 6, where  $TDR=m$ .

```

TABLE 6. Example data for Non SIC.

	c_1	c_2	c_3	c_4	c_5
scan chain length l	30	30	70	70	30
patterns required p	30	30	70	70	10
power dissipated w	50	40	40	20	10

according to power value, so it is placed in the first bin (see Figure 6).

Therefore available space of the bin is 50. Next, the power value of Core 2 is compared with the available bin space and




FIGURE 5. Non SIC with five cores.



FIGURE 6. Creation of new bin.




FIGURE 9. After inserting core 4.




FIGURE 7. After inserting Core 2.




FIGURE 10. After inserting core 5.




FIGURE 8. Creation of another bin.

checked whether it fits in the bin or not. Since w_2 is 40 which is less than the available space 50, therefore they can be tested in the same session using single TDR (i.e. concurrent testing) and it is depicted in Figure 7.

Now, Core 3 cannot fit since power value of w_3 is 40 which is greater than the available space in the bin i.e. 10. So, Core 3 is placed in another bin as shown in Figure 8 and tested using different TDR. Next Core 4 need to be inserted.

Since we are following First fit based Bin Packing so we have to check from the beginning. Since remaining space of bin is 10 and the power value of Core 4 is 20, so Core 4 cannot fit in the first bin. Next bin is checked and the remaining

space of the next bin is 60, so Core 4 can easily fit in the bin (see Figure 9)

Next core 5 need to be placed. Since the power requirement of Core 5 is 10 and the remaining space of the first bin is 10, so Core 5 can easily fit in the bin. In this way we obtain the resultant test plan with two sessions i.e. $\{c_1, c_2, c_5\}$ and $\{c_3, c_4\}$ and two TDRs. Therefore the resultant test time for sessions $\{c_1, c_2, c_5\}$ and $\{c_3, c_4\}$ are 2940 time unit and 10290 time unit respectively (applying equation 1) and total test time T becomes 2×13230.26460 (applying equation 8). (Here, c_1, c_2, c_3, c_4 and c_5 indicate Core 1, Core 2, Core 3, Core 4 and Core 5 respectively). Since two TDRs are involved so total cost becomes 30460 (applying equation 5). Therefore we obtain improved test cost in Non SIC compared to the earlier work reported in [25] which is 32860. The running time of First Fit Decreasing based Bin Packing algorithm is $O(n^2)$.

B. GENETIC ALGORITHM

The test cost reduction problem in 3D stacked IC is considered as NP complete problem as it is equivalent to the multi-processor scheduling problem which itself is a well-known NP complete problem according to [26]. From the discussion, it is clear that the problem is basically an optimization problem. Again, stacking multiple chips together makes the problem more complicated, so it is hard to achieve the best solution using classical heuristic technique such as

Bin Packing. In comparison to classical technique, Genetic Algorithm (GA) based meta heuristic technique performs better because classical method searches for a single point or solution, GA always operates on a whole population of points or solutions. This contributes the robustness of GA, that is, it increases the chance of reaching global optimum and reduces the risk of becoming trapped in a local stationary point. The basic idea of GA is to maintain a population of chromosomes, which represents the potential solutions for a particular problem which evolves according to the Darwin's principle of natural selection and survival of the fittest. GA for a particular problem must have following five components.

- Chromosome representation using proper encoding,
- Cost function for fitness evaluation,
- Selection operator,
- Crossover operator,
- Mutation operator.

Algorithm 3 indicates the proposed Genetic algorithm for calculating test time and test cost of SIC. The different steps taken in Genetic algorithm are described as follows.

1) ENCODING

Proposed encoding scheme for stacked integrated circuit is discussed elaborately in this section. In the proposed encoding scheme cores are assigned some values, the range of the value varies from 1 to n , where n indicates number of cores. Same value assigned to some cores indicates cores are tested in same session with same TDR and different value assigned to different cores indicates cores are tested in series with different TDRs.

Stacked IC consists of multiple chips where each chip consists of multiple cores. The chromosome representation of stacked IC is shown in Figure 11, where $Chip_1$ consists of 3 cores, $Chip_2$ consists of 2 cores, package consists of 5 cores (package indicates package test where 5 (i.e. 3+2) cores are tested together) respectively. Again, "1 1 1" indicates three cores c_1, c_2, c_3 are tested in single session using single TDR during $Chip_1$ testing, "1 1" indicates two cores c_3, c_4 of $Chip_2$ are tested in single session using single TDR during $Chip_2$ testing, "1 1 1 2 2" indicates three cores c_1, c_2, c_3 of $Chip_1$ and two cores c_4, c_5 of $Chip_2$ are tested in single session.




FIGURE 11. Chromosome of stacked integrated circuit.

2) FITNESS FUNCTION

Initially populations are generated randomly. Each chromosome (i.e. x_j) in the population is associated with fitness

Algorithm 3 For Calculating Test Time and Test Cost of SIC

- Input:** Let there are d chips $Chip_1, Chip_2, \dots, Chip_d$, where $Chip_1$ consists of m cores c_1, \dots, c_m cores, their scan chain length l_1, \dots, l_m , patterns p_1, \dots, p_m and power w_1, \dots, w_m , $Chip_2$ consists of n cores c_1, \dots, c_n , their scan chain length l_1, \dots, l_n , patterns p_1, \dots, p_n and power w_1, \dots, w_n, \dots , $Chip_d$ consists of o cores c_1, \dots, c_d , their scan chain length l_1, \dots, l_d , patterns p_1, \dots, p_d and power w_1, \dots, w_d and three constants α, β and w_{max} .
- Output:** Test Time T and overall cost
- for** $i \leftarrow 1, p$ **do**
- [Start]** Initial population is generated randomly.
- [Evaluation]** Calculate fitness of each chromosome /* using equations 1-2 and equations 6-10 */
- for** $j \leftarrow 1, p$ **do**
- $cost = (cost + cost(x_j))$ /* $cost(x_j)$ indicates cost of any j th test plan*/
- end for**
- Fitness $f(x_j) = cost(x_j)/cost$
- [New Population]** Repeat the following steps until p offspring have been created:
- Chromosomes are sorted in descending order with respect to $f(x_j)$.
- [Selection]**
- for** $j \leftarrow 1, p$ **do**
- Select chromosome with highest $f(x_j)$ value and lowest $f(x_j)$ value for crossover
- end for**
- [Crossover]** Single point crossover is performed
- [Mutation]** A random value p_m is generated and one random position r is selected from chromosome x_j .
- if** $p_m = 0$ **then**
- $r = r + 1$.
- Fitness $f(x_j)$ is recalculated.
- else**
- nothing
- end if**
- Check power constraint (using equations 3 and 4)
- [Replace]**
- if** Iteration = 10 **then**
- Stop.
- Returns solution x_j .
- else**
- Go to step **[Evaluation]**.
- end if**
- end for**
- End**

which reflects the degree of goodness of the chromosome and indicates to determine which chromosome is to be used for forming new one. In this problem the fitness of each chromosome (i.e. $f(x_j)$) is calculated using equations 1-2 and equations 6-10. A set of random chromosome is considered

TABLE 7. Set of chromosomes are considered as population for 3D stacked IC.

Sl.No	Chip ₁	Chip ₂	Package	Fitness($f(x_j)$)
1	112	11	11222	0.2049
2	112	12	11231	0.2014
3	112	12	11221	0.1994
4	112	11	11221	0.1979
5	112	12	11223	0.1962

as population (see Table 6). While the population is sorted on the basis of fitness value, the fitness of each chromosome is calculated using equations 1-2 and equations 6-10. As discussed earlier, chromosome “112 11 11222” indicates cores of Chip₁ are tested in single session, cores of Chip₂ are tested in single session and last field indicates package test in which all cores of Chip₁ and Chip₂ are tested together. Therefore overall test time of chromosome “112 11 11222” is 14430 (using equation 7) and overall test cost of chromosome “112 11 11222” is 35210 (refer third row of Table 4), and the fitness $f(x_j)$ (see line number 8 of Algorithm 3) is 0.2049 (i.e. the individual cost divided by total cost of the population).

3) SELECTION

To maintain the diversity of the population, two chromosomes, one with highest fitness value and another with lowest fitness value are selected for crossover in proposed work. Here the fitness value corresponds to test cost. According to Table 6, chromosome “112 11 11222” with highest $f(x_j)$ 0.2049 and chromosome with “112 12 11223” with lowest $f(x_j)$ value 0.1962 are selected for crossover.

4) CROSSOVER

In crossover, the feature of parent chromosomes are combined to form two offsprings with the possibility that good chromosome generates better one than the parents if it inherits the best characteristics from each of them. Among various crossover techniques such as uniform, single point, multi-point etc., single point crossover is considered in our proposed work. One such example of single point crossover is shown in Figure 12.




FIGURE 12. Crossover.

5) MUTATION

To restrict the premature convergence of GA to sub optimal solutions mutation operator is introduced in one or more genes of selected chromosomes. To perform mutation a small value p_m is generated randomly. Another random value r is generated which indicates the position of chromosome to be changed during mutation. If $p_m = 0$, r is incremented by 1 otherwise r will be as it is.

C. RESULT APPLYING GENETIC ALGORITHM

Applying Genetic algorithm we obtain the optimized test plan as shown in Table 8, where cores c_1, c_2 of Chip₁ are tested in one session and core c_3 of Chip₁ is tested in another session, therefore 2 TDRs are required to test three cores of Chip₁. Again, two cores c_4, c_5 of Chip₂ are tested in one session and therefore one TDR is required to test two cores of Chip₂. So altogether, three TDRs are required to test two chips during wafer sort. During package test, cores c_1, c_2 are tested in single session, c_3, c_4 are tested in single session and c_5 is tested in another session. The resultant schedule in package test is shown in Table 8. The details of Test time, TDR and test cost of the resultant test plan is shown in Table 9 and according to Table 9, the test cost is 33460 which is less than the test cost 33710 (applying Simulated Annealing in [25]). Therefore we obtain improved test cost in SIC compared to the earlier reported work in [25].

TABLE 8. The proposed test plan obtained applying Genetic algorithm based approach on given example in 3D stacked IC.

Test Plan	Chip ₁	Wafer Sort Chip ₂	Package Test
7	{ c_1, c_2 }, { c_3 }	{ c_4, c_5 }	{ c_1, c_2 }, { c_3, c_4 }, { c_5 }

Time complexity of Genetic Algorithm cannot be calculated as such, but it depends on mainly two factors i.e. number of generation or iteration and population size. In our approach population size is restricted to 900 and the number of iterations is restricted to 10 in our experiment. However, space complexity depends on the population size.

V. EXPERIMENTAL RESULT

In this section we discuss the experimental result of 2D Bin Packing (for Non SIC) and Genetic algorithm (for SIC) applied on six representative SOCs p22810, p93791, g1203, d695, h953 and d281 from ITC’02 SOC benchmarks and compare with Heuristic Algorithm (HE) and Simulated Annealing (SE) of [25]. The proposed algorithm is developed in C++ language and executed on Intel processor having 4GB RAM.

A. NON SIC

The comparison of proposed 2D Bin Packing approach of Non SIC with Heuristic and Simulated Annealing of [25] is shown in Table 10, in which columns 1, 2, 3 indicate serial no, name of the benchmark, number of cores respectively, columns 4, 5, 6 indicate TDR, test time, cost applying Heuristic respectively, columns 7, 8, 9 indicate TDR, test time, cost applying Simulated Annealing respectively and columns 10, 11, 12 indicate TDR, test time, cost applying 2D Bin Packing respectively.

According to Table 10, test cost reduction is achieved in all benchmarks in comparison to Heuristic [25]. Specially in

TABLE 9. Test time, TDR and test cost of test plan 7.

Test plan	Wafer				Package	Overall			
	Time		Time		Time				
	$Chip_1$	$Chip_2$							
	T_{w1}	TDR	T_{w2}	TDR	T_{pt}	T	Hardware	Cost	w_{pt}
7	7330	2	7540	1	12680	27460	6000	33460	90

TABLE 10. Comparison of test cost of 2D Bin Packing in Non SIC consists of ITC SOC benchmark p22810, p93791, g1023, d695, h953 and d281 with Heuristic [25] and Simulated Annealing [25].

No.	Benchmark	Cores	HE [25]			SA [25]			2D Bin Packing		
			TDR	Time	Cost	TDR	Time	Cost	TDR	Time	Cost
1	p22810	22	12	485857	497425	13	479130	491662	13	480002	492534
2	p93791	13	6	598922	605096	9	587300	596561	7	583144	590347
3	g1023	12	5	44950	46270	5	44950	46270	6	44562	46146
4	d695	8	4	37453	38533	5	35063	36413	5	34096	36256
5	h953	7	5	236220	253465	5	236220	253465	3	233346	250591
6	d281	5	3	111210	120306	3	111210	120306	2	107598	113662

TABLE 11. Comparison of test cost of SIC (with 2 chips and 3 chips) between Simulated Annealing in [25] and Proposed Genetic Algorithm.

No.	Design of stacking	Cores	HE [25]			SA [25]			GA		
			TDR	Time	Cost	TDR	Time	Cost	TDR	Time	Cost
2	1,2	35	18	1087919	1103905	22	1066430	1085968	22	1063545	1083103
	1,3	34	NA	NA	NA	NA	NA	NA	17	521177	537565
	1,4	30	NA	NA	NA	NA	NA	NA	17	510747	527135
	1,5	29	NA	NA	NA	NA	NA	NA	22	712221	788099
	1,6	27	NA	NA	NA	NA	NA	NA	18	591388	649564
	2,3	25	11	643872	655204	17	629525	647038	14	627867	642301
	2,4	21	NA	NA	NA	NA	NA	NA	10	616425	626715
	2,5	20	NA	NA	NA	NA	NA	NA	13	816490	861327
	2,6	19	NA	NA	NA	NA	NA	NA	9	694663	721951
	3,4	20	9	82403	84257	13	77288	79966	9	77176	79030
	3,5	19	NA	NA	NA	NA	NA	NA	10	277434	311924
	3,6	17	NA	NA	NA	NA	NA	NA	8	157869	182125
	4,5	15	9	275037	286038	10	272647	284871	11	267281	280734
	4,6	13	NA	NA	NA	NA	NA	NA	7	148034	169258
	5,6	12	8	348794	368171	8	337646	357023	8	328725	348101
3	2,3,4	33	15	681325	690710	22	664588	678532	22	661802	667786
	3,4,5	27	14	319987	326132	18	314872	322773	17	313645	321108
	4,5,6	20	12	386247	397834	13	372709	385262	13	372189	384747

benchmarks p93791, d695, and d281, we achieve very good result in comparison to [25].

According to Table 10, test cost reduction is achieved in all benchmarks except p22810 in comparison to Simulated Annealing [25]. We can reach to the following conclusion that, proposed Bin Packing is quite efficient than the Heuristic method proposed in [25] and Simulated Annealing, except in case of p22810 (since better result is achieved in Simulated Annealing in [25]). Again in Simulated Annealing, the best test cost achieved at the cost of longer computation time as compared to the proposed Bin Packing approach.

B. SIC

As discussed earlier in 3D Stacked IC or SIC more than one chips are stacked together. The experimental result of SIC for 2 chips and 3 chips are shown in Table 11, in which

columns 1,2,3 indicate no of chips used in SIC, design of stacking (particular chip numbers involved in stacking), total number of cores respectively and columns 4, 5, 6 indicate TDR, test time, cost applying Heuristic method as in [25] respectively, columns 7, 8, 9 indicate TDR, test time, cost applying Simulated Annealing as in [25], 10, 11, 12 indicate TDR, test time, cost applying Genetic algorithm respectively. First part of the table i.e. first 15 rows indicate SIC with 2 chips and the remaining 3 rows indicate SIC with 3 chips.

It can be observed that in case of SIC with 2 chips, there are $\binom{6}{2}$ (i.e. 15) different ways exist to test. Among the 15 instances, some 5 instances are reported in the literature, however, 10 more instances are possible, and they are shown in Table 11. Among these 5 instances we achieve better result in all 5 instances, among which we achieve best result in SIC

TABLE 12. Different test cost of SIC with 2 chips.

No	Design of stacking	Cost	Total cost	
1	1,2	1083103	1510234	
	3,4	79030		
	5,6	348101		
	1,2	3,5	1083103	1564285
		4,6	169258	
		1,2	1083103	
	3,6	182125	1545962	
		4,5		280734
		1,2		1083103
2	1,3	537565	1512471	
	2,4	626715		
	5,6	348101		
	1,3	2,5	537565	1568150
		4,6	861327	
		1,3	537565	
	2,6	721951	1540250	
		4,5		280734
		1,3		537565
3	1,4	527135	1517537	
	2,3	642301		
	5,6	348101		
	1,4	2,5	527135	1570587
		3,6	861327	
		1,4	527135	
	2,6	721951	1561010	
		3,5		311924
		1,4		527135
4	1,5	788099	1599658	
	2,3	642301		
	4,6	169258		
	1,5	2,4	788099	1589349
		3,6	619125	
		1,5	788099	
	2,6	721951	1589080	
		3,4		79030
		1,5		788099
5	1,6	649564	1572599	
	2,3	642301		
	4,5	280734		
	1,6	2,4	649564	1580613
		3,5	619125	
		1,6	649564	
	2,5	861327	1680149	
		4,6		169258
		1,6		649564

with 5 and 6 (benchmarks h953 and d281 are involved in stacking). Also, we achieve better result in all 3 instances of SIC with 3 chips and best result is achieved in SIC with 2, 3 and 4 chips (benchmarks p93791, g1023 and d695).

SIC with 2 chips is further illustrated in Table 12, where all 15 instances and their total costs are shown. According to Table 12, columns 1, 2, 3 and 4 indicate serial number, design of two chips stacking, their individual test cost, the total test cost respectively. Among all 15 possible stacking with 2 chips, total cost can be minimized if we test 1 and 2 together, then 3 and 4 together and at last 5, 6 together. The reason behind the minimum cost value is that since benchmarks 1 and 2 generate comparatively high test cost and

TABLE 13. Comparison of Test Time and Test Cost for Non SIC with different power boundary.

No	Power Boundary	Time	Cost
1	20	48002	492534
	40	48002	492534
2	20	589160	600479
	40	583144	590347
3	40	44834	46682
	100	44562	46146
4	30	35666	36746
	40	34096	36256
5	22	233576	257719
	40	233346	250591
6	16	114254	126382
	20	107598	113362

3 and 4 generate comparatively low test cost (see Table 10), so the benchmarks which generate high test cost are tested together (such as 1, 2) and low cost benchmarks are tested together (such as 3,4) and remaining benchmarks (5 and 6) are tested together, thus it greatly reduces the overall test cost. Therefore, proper test planning with 2 chips per stack can reduce the overall test cost from 1680149 to 1510234.

C. VARIATION OF TEST TIME AND TEST COST WITH POWER

The variation of test time and cost with different power boundaries is shown in Table 13 for Non SIC, in which columns 1, 2, 3 and 4 indicate serial no, power boundary, time and cost respectively and it is observed that test time and test cost decreases or remains same with increase in power boundary.

D. VARIATION OF TEST COST WITH NUMBER OF ITERATIONS

The variation of test cost with different number of iterations are shown in Figures 13, 14 and 15. During our experiment we observe that test cost gradually decreases with generation which indicates that the algorithm is robust and it will give us good quality as solution set is improving. However, test cost become stable after iteration 10 in most of the SIC where design of stacking are 1,2, 2,3 and 3,4. So iteration 10 is considered as the maximum number of iteration for our experiment.

E. VARIATION OF TEST COST WITH MUTATION

Since mutation is the key to change the region of search space, mutation probability has impact in finding solutions of good quality. So, by fixing crossover probability (1-point crossover), population size to 900 and number of iteration to 10 and changing mutation probability from 0.05 to 0.8, test costs are shown in Figures 16, 17, 18 and similar trend is observed in the SIC where design of stacking are 1,2, 2,3 and 3,4. In our experiment increase in mutation probability leading to increasing test cost. So we restrict mutation probability to 0.05.




FIGURE 13. Test cost variation of chip 1,2 with generation.




FIGURE 14. Test cost variation of chip 2,3 with generation.




FIGURE 15. Test cost variation of chip 3,4 with generation.

F. VARIATION OF TEST COST WITH CROSSOVER

By fixing mutation probability to 0.05, population size to 900 and number of iteration to 10 test cost difference between 2-point and 1-point crossover are shown in Figure 19, here positive value indicates 1-point crossover produces minimum test cost in comparison to 2-point crossover. According to Figure 19, it clear that the best test cost reduction is achieved in small size chip (example SIC chip design in which chips 5 and 6 are involved).

TABLE 14. Comparison of execution time of the proposed work in GA against SA of [25].

No of chips	Execution Time in SA [25] (Seconds)	Execution Time in GA (Seconds)
2	20000	52.01
3	17000	80.01

G. COMPARISON OF EXECUTION TIME

The CPU time taken to execute the SA in [25] and proposed GA are shown in Table 14 and Figure 20.




FIGURE 16. Test cost variation of chip 1,2 with mutation.




FIGURE 17. Test cost variation of chip 2,3 with mutation.




FIGURE 18. Test cost variation of chip 3,4 with mutation.




FIGURE 19. Test cost variation between 1-point and 2-point crossover.

In Table 14, columns 1, 2 and 3 indicate number of chips, Execution Time in SA [25] and Execution Time in GA respectively. It can be observed that Simulated

Annealing arrives at the desired test plan with considerably longer computation time as compared to the Genetic algorithm.




FIGURE 20. Comparisons of execution time of the proposed GA against SA of [25].

VI. CONCLUSION

DFT hardware and test time play a crucial role in increasing test cost of SIC. Test time can be reduced if we test the cores concurrently which demands higher power requirement. Thus power constraint plays a significant role. So, to reduce the test cost co-optimization of test time and DFT hardware under certain power boundary is required. In our method we have considered core based Non SIC and SICs based on the IEEE 1149.1 test architecture standard as systems for testing. Along with an existing cost model a First fit based 2D Bin packing algorithm is applied to minimize the test cost by properly scheduling cores of SICs while meeting power constraints. In case of Non SIC, where the same test schedule is applied during wafer sort and package tests, all those cores are placed in a bin whose concurrent tests do not exceed power boundary w_{max} .

However it has been observed that 2D Bin Packing approach is not efficient for large size cores and therefore performance becomes worse when multiple chips are stacked together. Therefore, it is hard to achieve the best solution using 2D Bin Packing based optimization technique. Thus Genetic Algorithm based metaheuristic approach is applied for SIC, where each chip is tested individually during wafer sort and jointly during package test.

The test cost is minimized by efficiently applying selection, crossover and mutation operators on population. Also the algorithm is designed in such a way so that it can be applied for SICs with any number of chips and for any power boundary.

REFERENCES

- [1] Semiconductor Industry Association (SIA): *In: International Technnology Roadmap for Semiconductors (ITRS)*, 2013.
- [2] J. T. Pawlowski, "Hybrid memory cube (HMC)," in *Proc. IEEE Hot Chips Symp. (HCS)*, Stanford, CA, USA, Aug. 2011, pp. 1–24.
- [3] *Samsung Starts Mass Producing Industrys First 3D TSV Technology Based DDR4 Modules for Enterprise Servers*, Samsung, Aug. 2014.
- [4] J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H. R. Hwang, S. Hwang, B. Na, J. Moon, J. G. Kim, H. Park, and J. W. Ryu, "A 1.2 V 12.8 GB/s 2 GB mobile wide-I/O DRAM with 4×128 I/Os using TSV based stacking," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 107–116, Jan. 2012.
- [5] M. M. Shulaker, T. F. Wu, A. Pal, L. Zhao, Y. Nishi, K. Saraswat, H.-S. P. Wong, and S. Mitra, "Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs," in *IEDM Tech. Dig.* San Francisco, CA, USA, Dec. 2014, pp. 27.4.1–27.4.4.
- [6] T.-T. Wu, W.-H. Huang, C.-C. Yang, C.-D. Lin, H.-H. Wang, C.-H. Shen, and J.-M. Shieh, "Sub-50nm monolithic 3D IC with low-power CMOS inverter and 6T SRAM," in *Proc. Int. Symp. VLSI Technol., Syst. Appl.*, Hsinchu, Taiwan, Apr. 2015, pp. 1–2.
- [7] T. Haruta, T. Nakajima, J. Hashizume, T. Umebayashi, H. Takahashi, K. Taniguchi, M. Kuroda, H. Sumihiro, K. Enoki, T. Yamasaki, and K. Ikezawa, "4.6 A 1/2.3inch 20 Mpixel 3-layer stacked CMOS image sensor with DRAM," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, 76–77.
- [8] S. Q. Gu, "Material innovation opportunities for 3D integrated circuits from a wireless application point of view," *MRS Bull.*, vol. 40, no. 3, pp. 233–241, Mar. 2015.
- [9] M. A. Ehsan, Z. Zhou, and Y. Yi, "Neuromorphic 3D integrated circuit: A hybrid, reliable and energy efficient approach for next generation computing," in *Proc. Great Lakes Symp. VLSI*, Banff, AB, Canada, May 2017, pp. 221–226.
- [10] Q. Xu, H. Geng, S. Chen, B. Yu, and F. Wu, "Memristive crossbar mapping for neuromorphic computing systems on 3D IC," *ACM Trans. Design Autom. Electron. Syst.*, vol. 25, no. 1, pp. 1–19, Jan. 2020.
- [11] E. J. Marinissen and Y. Zorian, "Testing 3D chips containing through-silicon vias," in *Proc. Int. Test Conf.*, Austin, TX, USA, Nov. 2009, pp. 1–11.
- [12] Y. J. Lee and S. K. Lim, "Co-optimization of signal, power, and thermal distribution networks for 3D ICs," in *Proc. EDAPS Seoul*, South Korea, 2008, pp. 163–166.
- [13] H.-H. S. Lee and K. Chakrabarty, "Test challenges for 3D integrated circuits," *IEEE Des. Test*, vol. 26, no. 5, pp. 26–35, Sep. 2009.
- [14] X. Wu, P. Falkenstern, K. Chakrabarty, and Y. Xie, "Scan-chain design and optimization for three-dimensional integrated circuits," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 5, no. 2, pp. 208–214, Jul. 2009.
- [15] B. Noia and K. Chakrabarty, "Identification of defective TSVs in pre-bond testing of 3D ICs," in *Proc. Asian Test Symp.*, New Delhi, India, Nov. 2011, pp. 187–194.
- [16] B. Zhang and V. D. Agrawal, "An optimal probing method of pre-bond TSV fault identification in 3D stacked ICs," in *Proc. S3S Millbrae*, CA, USA, Oct. 2014, pp. 1–3.
- [17] D. K. Maity, S. K. Roy, and C. Giri, "Identification of random/clustered TSV defects in 3D IC during pre-bond testing," *J. Electron. Test.*, vol. 35, no. 5, pp. 741–759, Nov. 2019.
- [18] R. K. R. Nair, S. Pothiraj, T. R. R. Nair, and K. Cengiz, "An efficient partitioning and placement based fault TSV detection in 3D-IC using deep learning approach," *J. Ambient Intell. Hum. Comput.*, vol. 2, pp. 1–14, Mar. 2021, doi: 10.1007/s12652-021-02964-w.
- [19] T. Kaibartta, G. P. Biswas, and D. K. Das, "Heuristic approach for identification of random TSV defects in 3D IC during pre-bond testing," in *Proc. IEEE 29th Asian Test Symp. (ATS)*, Penang, Malaysia, Nov. 2020, pp. 1–6.
- [20] E. Beyene, P. De Moor, W. Ruythooren, R. Labie, A. Jourdain, H. Tilmans, D. S. Tezcan, P. Soussan, B. Swinnen, and R. Cartuyvels, "Through-silicon via and die stacking technologies for micro systems integration," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2008, pp. 1–4.
- [21] B. S. Gupta, U. Ingelsson, and E. Larsson, "Scheduling tests for 3D stacked chips under power constraints," in *Proc. 6th IEEE Int. Symp. Electron. Design, Test Appl.*, Queenstown, New Zealand, Jan. 2011, pp. 72–77.
- [22] S. Hamdioui and M. Taouil, "Yield improvement and test cost optimization for 3D stacked ICs," in *Proc. Asian Test Symp.*, New Delhi, India, Nov. 2011, pp. 480–485.
- [23] M. Agrawal and K. Chakrabarty, "Test-cost optimization and test-flow selection for 3D-stacked ICs," in *Proc. IEEE 31st VLSI Test Symp. (VTS)*, Berkeley, CA, USA, Apr. 2013, pp. 1–6.
- [24] M. Pradhan, C. Giri, H. Rahaman, and D. K. Das, "Optimal stacking of SOCs in a 3D-SIC for post-bond testing," in *Proc. IEEE Int. 3D Syst. Integr. Conf. (3DIC)*, San Francisco, CA, USA, Oct. 2013, pp. 1–5.

- [25] B. SenGupta, D. Nikolov, U. Ingelsson, and E. Larsson, "Test planning for core-based integrated circuits under power constraints," *J. Electron. Test.*, vol. 33, no. 1, pp. 7–23, Jan. 2017.
- [26] D. S. Johnson and M. Garey, *Computers and Intractability: A Guide to the Theory of NP-Completeness*, 1st ed. New York, NY, USA: W. H. Freeman and Co., pp. 238–239, 1979.
- [27] N. S. Coleman and P. Y. Wang, "An asymptotically optimal parallel bin-packing algorithm," in *Proc. 4th Symp. Frontiers Massively Parallel Comput.*, McLean, VA, USA, 1992, pp. 515–516.
- [28] E. G. Coffman, M. R. Garey, and D. S. Johnson, *Approximation Algorithms for Bin Packing: A Survey*, PWS Publishing Co., 1996.
- [29] A. Lodi, S. Martello, and M. Monaci, "Two-dimensional packing problems: A survey," *Eur. J. Oper. Res.*, vol. 141, no. 2, pp. 241–252, Sep. 2002.
- [30] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, S. M. Reddy, and K. Chakrabarty, "On concurrent test of core-based SOC design," *J. Electron. Test.*, vol. 18, pp. 401–414, Aug. 2002.
- [31] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S. M. Reddy, "Resource allocation and test scheduling for concurrent test of core-based SOC design," in *Proc. 10th Asian Test Symp.*, Kyoto, Japan, Nov. 2001, pp. 265–270.
- [32] V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "On using rectangle packing for SOC wrapper/TAM co-optimization," in *Proc. 20th IEEE VLSI Test Symp. (VTS)*, Monterey, CA, USA, Apr. 2002, pp. 253–258.
- [33] Y. Xia, M. Chrzanowska-Jeske, B. Wang, and M. Jeske, "Using a distributed rectangle bin-packing approach for core-based SoC test scheduling with power constraints," in *Proc. Int. Conf. Comput. Aided Design (ICCAD)*, San Jose, CA, USA, Feb. 2003, pp. 100–105.
- [34] *ITC'02 SOC Test Benchmarks*. [Online]. Available: <http://itc02socbenchm.pratt.duke.edu/>



TANUSREE KAIBARTTA received the Bachelor of Technology degree in computer science and engineering from the West Bengal University of Technology, in 2009, and the Master of Technology degree in computer science and engineering from Jadavpur University, India, in 2013. She is currently pursuing the Ph.D. degree in the area of 3D IC testing. She is also working as an Assistant Professor with the Department of Computer Science and Engineering, Indian Institute of Technology (ISM), India. Her research interest includes VLSI testing.



G. P. BISWAS received the B.Sc. degree in electrical and electronic engineering and the M.Sc. degree in computer science and engineering, in 1983 and 1989, respectively, and the Ph.D. degree in VLSI testable designs from the Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur (IIT-Kgp), in 1998. He is currently working as a Professor with the Department of Computer Science and Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad. Under his guidance, 11 students have been awarded Ph.D. degree and several M.Tech./B.Tech. projects are also guided by him. His research interests include cryptography, wired and wireless networks, and information and network security, and published more than 150 research articles in journal and international conferences. He reviewed a number of research articles for reputed journals and some Ph.D. thesis.



ARUP KUMAR PAL received the B.Tech. degree in computer science and engineering from the Government College of Engineering and Textile Technology, Berhampore, India, in 2006, and the Ph.D. degree in computer science and engineering from the IIT (ISM) Dhanbad, in 2011. He is currently working as an Associate Professor with the Department of Computer Science and Engineering, Indian Institute of Technology (ISM) Dhanbad, India. Before joining this institute, he was a Lecturer with the Department of Computer Science and Engineering, NIT Jamshedpur, from April 2011 to December 2011. He has more than nine years of teaching and research experience. He has organized several FDP in the area of image processing and cryptography. He has contributed over 70 research papers in several journals and conference proceedings of national and international reputes. His main research interests include data compression, multimedia security, and CBIR. He has served as an advisor committee member and a technical program committee (TPC) member for various conferences/workshops.



DEBESH KUMAR DAS was born in 1960. He received the bachelor's and master's degrees in electronics and telecommunication engineering, and the Ph.D. degree from Jadavpur University, in 1982, 1984, and 1997, respectively. He is having 32 years of teaching experience, starting with the Birla Institute of Technology, Mesra, in 1986, and further as a Lecturer/Reader with Calcutta University and Jadavpur University and subsequently as a Professor with the Department of Computer Science and Engineering, Jadavpur University. Besides teaching, he was very much involved in research with special interest in VLSI design, VLSI testing, and logic synthesis, and is having 33 years of experience in this particular field. He did postdoctoral research work with the Nara Institute of Science and Technology, Japan, and the University of Potsdam, Germany. He was a Visiting Professor with the Asian Institute of Technology, Bangkok. He published more than 100 papers in international journals and proceedings of reputed international conferences.

...