

Received September 14, 2021, accepted October 14, 2021, date of publication October 21, 2021, date of current version November 2, 2021. *Digital Object Identifier* 10.1109/ACCESS.2021.3121633

# **Optimizing PWM Control for Efficiency and Reduction of False Turn-On Events in Synchronous Buck GaN Converters**

## NISHANT KASHYAP<sup>®</sup>, (Member, IEEE), AND JENNIFER BAUMAN<sup>®</sup>, (Member, IEEE)

Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON L8S 4L8, Canada

Corresponding author: Jennifer Bauman (jennifer.bauman@mcmaster.ca)

This work was supported in part by the Canadian Natural Sciences and Engineering Research Council through the Discovery Grant.

**ABSTRACT** Half-bridge GaN power converters are susceptible to false turn-on events, which can lead to shoot-through and potentially device-damaging currents. There are three main parameters that can be adjusted in PWM schemes to reduce the likelihood of false turn-on events: negative gate bias, gate resistance, and deadtime. However, these PWM parameters also affect converter efficiency in the inverse way, meaning less false turn-on events must be balanced with lowered efficiency. The novelty of this paper is to investigate the trade-off between reducing GaN false turn-on events (by reducing the transient peak of gate to source voltage) and maximizing the power converter efficiency, which has not been done in prior work. This paper investigates this trade-off using a synchronous buck converter over numerous operating points with variation of the three key PWM parameters. Six converter scenarios are considered with input voltage of 200/400V, switching frequency of 50/100kHz, and output power of 500W/1kW. For each scenario, negative gate bias is set to -4.4V and -5V, gate on-resistance is set to  $10\Omega$  and  $12.5\Omega$ , and deadtime is varied at 60ns, 80ns, and 110ns. The results are organized into Pareto plots to find optimal points for efficiency and reduction of false turn-on events. The experimental results show that a further negative gate bias (-5V) most significantly reduces the false turn-on voltage peak and still achieves very high efficiency with appropriate selection of gate resistance and deadtime.

**INDEX TERMS** DC–DC power converters, gallium nitride, energy efficiency, reliability.

#### **I. INTRODUCTION**

Due to having low losses and the capability of attaining very high switching frequencies, gallium nitride (GaN) switching devices are excellent options for power converters requiring high efficiency and low volume. A market study in [1] predicts that GaN power converters will show an annual growth rate of almost 30% in the coming years. Since their inception in the late 1970s, the GaN-HEMT structure had been mainly used in RF applications; however, in 2009, Efficient Power Conversion developed the first enhancement mode GaN on silicon (Si) FETs as power MOSFETs. The HEMT structure demonstrates an unusually high electron mobility with two-dimensional electron gas in the region of an aluminum gallium nitride (AIGaN) layer and GaN hetero structure interface [2]. Thus, even though the GaN-HEMT structure is fabricated on a Si substrate, it is quite different than a standard MOSFET device structure [2]. Among the available wide bandgap devices for power conversion, silicon carbide (SiC) and GaN, GaN has the highest electron mobility, saturated electron velocity, energy gap, and electric field breakdown limit, which are the prime reasons for the focus on GaN technology for low-to-mid levels of power conversion [3], [4].

However, along with the benefits of new GaN devices comes new design challenges, such as false turn-on events and threshold voltage instability. One main concern is the reliability of GaN devices especially in half-bridge circuits due to issues like sustained gate voltage ringing which can lead to false turn-on. False turn-on is problematic because it can increase switching losses and cause a short across the two switches in a half-bridge circuit, potentially allowing devicedamaging currents to flow. This restricts the reliability of the converter and can affect the performance of the whole power converter.

The associate editor coordinating the review of this manuscript and approving it for publication was Luca Cassano.

Device Type (Rating Range)	Manufacturers	$V_{\text{th,min}}\left(V ight)$	V <sub>th,typ</sub> (V)	V <sub>gs,max</sub> (V)
MOSFET (100V/600V)	Vishay, Infineon	3	3.5	20
SiC (200V/650V)	Semikron, Cree	2.5	3	18-25
GaN (100V/650V)	GaNsystems, EPC, Transform	1.1	1.7	6-10

 TABLE 1. Threshold parameters for Si, SiC, GaN-HEMT Devices.

Instabilities like false turn-on occur in GaN devices because of very high dv/dt rates and related voltage oscillations during switching transients, due to the small internal capacitances, combined with the fact that the gate threshold voltage is relatively low, and is thus easy to exceed [5]–[7]. Table 1 shows how typical GaN devices have lower gate threshold voltages compared to conventional Si MOSFETs and SiC devices. This comparison shows typical values for the three different device types, where the data has been collected over wide voltage and current ratings from different manufactures. The low threshold voltage and maximum  $V_{gs}$  for GaN makes gate driver design challenging because there is a very narrow band of allowable voltages.

In [6], three of the most prominent types of instabilities in synchronous half-bridge circuits are explained, including an analysis based on a second-order transfer function using positive feedback and Barkhausen criteria. The first type of instability arises due to distortion in the PWM signal whereas the other two arise because of turn-on and turn-off induced oscillations on account of high dv/dt and di/dt transitions. Reference [7] uses a negative conductance oscillator to suppress these self-sustained oscillations and clearly highlights for both SiC and GaN that half-bridge circuits can have severe instability issues, especially for GaN due to its device structure and very fast switching times.

Though soft switching reduces the voltage ringing and crosstalk [8], [9], it requires a more complicated circuit and control algorithm. In the typical synchronous buck converter, the low-side synchronous switch turns on at ZVS since reverse conduction occurs during the deadtime before the switch is turned on. However, the high-side switch operates with hard-switching, and when it turns on with high dv/dt, the voltage oscillations affect the low-side switch, potentially raising the low-side switch gate-to-source voltage above the threshold voltage when the switch should be off. Thus, it is desirable to study how the challenges of GaN can be mitigated in the simple and widely used synchronous buck converter. This paper focuses on investigating and developing a PWM switching scheme that reduces false turn-on likelihood while maintaining high efficiency in the synchronous buck converter.

Using a negative gate bias during the switch off time enhances the gate's safe operating area which reduces false turn-on to an extent [10]–[15], but a larger negative gate bias voltage increases the reverse conduction losses when the switch is off during the deadtime. This effect is exacerbated when deadtime is increased to also reduce false turn-on [11]–[14]. Furthermore, gate resistance can also be increased to reduce dv/dt and thus reduce the voltage oscillations that can lead to false turn-on, but this also increases switching losses and reduces converter efficiency [13], [14]. Also, [15] has verified that false turn-on in SiC devices directly contributes to further switching losses due to the additional unwanted current flowing through the switch, and thus this is also a concern for GaN devices. Thus, there is a critical relationship between false turn-on in GaN half-bridge circuits and converter efficiency, which has not been thoroughly explored in the previous literature.

With a larger negative gate bias, threshold voltage reduces to a lesser value, which is termed threshold voltage instability [16], [17]. Previous studies [16]–[21] have analyzed threshold voltage instability in detail. Reference [17] shows there is an increased risk of false turn-on for GaN devices in half-bridge configuration due to threshold voltage instability. The charging and discharging of the device output capacitance (once in each switching cycle) provokes this problem even further [18]. Also, threshold voltage instability further results in degradation of sub-threshold swing (during the transition period before the threshold point when the device is not in the on state) as well as device transconductance [19], [20], which is unrecoverable under high negative gate bias. Moreover, GaN power converters operating at high temperatures with extreme negative bias results in significant threshold voltage shift and higher on-resistance, inducing more losses [16]-[21]. In GaN, threshold voltage shifts without applying negative bias, and is recoverable if the negative bias is not high [22], [23]. With high negative biases, such as below -10V, threshold voltage shifts are unrecoverable introducing trap defects in the device and can be understood with the help of hole induced degradation model [24]. Therefore, it is recommended to confine these negative biases within an optimal range [25], [26].

The novel contribution of this paper is that it investigates the trade-off between reducing the risk of false turn-on events and achieving high converter efficiency. The proposed investigation uses the whole converter in full operation while varying all three of the critical PWM parameters: gate resistance, negative gate bias, and deadtime. Though much prior work has analyzed GaN device performance, none has focused on a quantitative investigation of the trade-off between reliability and efficiency. For example, Refs. [6], [7] investigate how to mitigate false turn-on events by altering gate resistance, but do not quantify the effects on efficiency. Reference [10] focuses on mitigating false turn-on by varying gate resistance and negative bias, but only considers converter operation up to 50 V and does not quantify the effect on efficiency. References [11]-[14] focus on reducing oscillations and mitigating crosstalk by varying gate resistance, but only perform the double pulse test (which cannot account for heating effects) and do not focus on efficiency. Reference [17] considers both gate resistance and negative bias in investigating the switching transient and threshold voltage instability, but does not focus on false turn-on events or efficiency. Dynamic on-resistance is investigated in [21], [27], and [28]. Furthermore, [29] and [30] investigates bootstrap capacitor behavior and designing gate drive respectively varies gate resistance and deadtime only without any relation to efficiency by performing full converter test. In [31] switch voltage slew rate is investigated, which is related to false turn-on events, but only variation in gate resistance is considered, and efficiency is not discussed in detail. Finally, [32] and [33] discuss the model to reduce false turn-on events based on non-linear capacitance and parasitic inductances, but focus only on gate resistance and negative bias PWM parameters, and do not consider efficiency as only double pulse tests are used.

The novelty of this paper is that there is no earlier work which endorses an effective PWM strategy for halfbridge eGaN-HEMTs circuits, which can relate to both false turn-on issues and power converter efficiency with a variation in all the three critical PWM parameters: gate resistance, negative bias and deadtime. In this investigation, the trade-off between converter reliability (i.e., false turn-on from voltage oscillations) and efficiency is thoroughly analyzed in order to recommend ideal PWM strategies. Section II describes the fundamental problem of instability of GaN in half-bridge circuits, Section III presents an analysis of how the PWM scheme affects false turn-on and efficiency, and Section IV presents the experimental results and discussion. Finally, Section V concludes the paper.

#### **II. INSTABILITY IN HALF BRIDGE GAN CIRCUITS**

The half-bridge synchronous buck GaN topology poses larger instability concerns than a single switch because the characteristics of one device affects the other during on and off transients. Fig. 1 shows false turn-on in the low-side GaN device in a synchronous buck converter. The root cause of the false turn-on is that after the low-side switch has turned off and the deadtime has passed, the high-side switch turns on. When this occurs, the voltage across the low-side switch rises very quickly.  $C_{ds_{-}1}$  is charged, which results in  $C_{gd_{-}1}$ and  $C_{gs_{-}1}$  being charged as well. The displacement current from the high *dv/dt* flows through  $C_{gd_{-}1}$  to the gate node, and then some of this current flow through  $C_{gs_{-}1}$ . Due to the Miller Effect, enough displacement current may flow such that  $V_{Cgs_{-}1}$  exceeds the gate threshold voltage, hence the term *Miller Turn-On*.

Furthermore, with the high di/dt, a voltage is created across the common-source inductance, which increases the effective  $V_{gs}$ , pushing the gate-source voltage closer to the threshold voltage. In general, the fast-switching transients of GaN combined with the low device capacitances, the capacitive coupling between the high-side and low-side devices in the half-bridge configuration, and the inevitable parasitic inductances create voltage oscillations during the switching transient period.

Fig. 2 (a) shows the displacement current paths in the lowside switch (in blue) that result from the high dv/dt event of



FIGURE 1. False turn-on of GaN in half bridge circuits.



**FIGURE 2.** (a) High *dv/dt* event current paths (b) High *di/dt* event due to LCR resonant tank.

the high-side switch turning on while the low-side switch is off. In this case, the off-state gate voltage is shown as zero, meaning a negative gate bias is not used. This current can result in the charging of  $C_{gs}$  above the threshold voltage. Current will also flow in the red path through the gate driver, and the value of this current will depend on the impedance of the gate drive circuit, including the off resistance,  $R_{g,off}$ . By using KCL,

$$i_{\rm C_{gd}} = i_{\rm C_{gs}} + i_{\rm R_{g,off}} \tag{1}$$

Thus,  $R_{g,off}$  should have a low value to minimize the displacement current flowing through  $C_{gs}$ . This is one way of providing Miller compensation [25], [26]. Thus, in this paper,  $R_{g,off}$  is kept at a constant low value (2  $\Omega$ ).

Fig. 2(b) shows another, generally more effective approach for Miller compensation, which is to use a negative gate bias during the off time of the device [34]. The negative gate voltage bias charges  $C_{gs}$  to a negative voltage, which adds immunity to false turn-on because this negative voltage partially cancels out the positive voltage generated across the common source inductance during the high *di/dt* event. Thus, the effective  $V_{gs}$  oscillations during the high-side switch turnon transient will have a lower peak voltage, reducing the chance for false turn-on.

However, since using a lower negative gate bias voltage also increases device reverse conduction losses during the deadtime, this paper performs an in-depth investigation of negative gate bias values considering converter efficiency.

#### **III. PWM STRATEGY**

This paper investigates three critical aspects of an effective PWM to balance converter efficiency with a reduction of false turn-on events in the synchronous buck converter: gate turn-on resistance ( $R_{g,on}$ ), negative gate bias, and dead time selection.

#### A. GATE TURN-ON RESISTANCE

Since it is the turn-on of the high-side switch which causes the high dv/dt across the low-side switch and thus induces the gate oscillations leading to false turn-on, this paper investigates the effect of changing  $R_{g,on}$  of both switches. With a larger  $R_{g,on}$ , the high-side switch will turn on more slowly, inducing a lower dv/dt across the low-side switch. Furthermore, a larger  $R_{g,on}$  in the low-side switch gate drive circuit will add more damping to the resulting oscillations from the switch internal capacitances and the circuit stray inductances.

Thus, it is clear that a larger  $R_{g,on}$  will reduce the chances of false turn-on events. However, a larger  $R_{g,on}$  will also increase turn-on switching losses in both devices due to a slower turn-on event and thus a larger overlap of voltage and current during the turn-on transition.

This paper will quantify these benefits and drawbacks of using a larger  $R_{g,on}$  by considering 10  $\Omega$  and 12.5  $\Omega$  values for  $R_{g,on}$ . The 10  $\Omega$  value is selected because it is the default recommended value by GaN Systems for use with the evaluation board [35]. The value of 12.5  $\Omega$  is selected as a 25% increase from the default value to aim to still achieve high converter efficiency while dampening switching oscillations.

#### **B. NEGATIVE BIAS**

Using a negative gate bias during the off-time is a wellknown method to reduce false turn-on events [10]–[15], though the negative bias must be kept within a safe operating area such as higher than -10 V to prevent device damage and significant gate threshold instability. As discussed, the negative bias lowers the V<sub>gs\_1</sub> false turn-on peak voltage as it partially cancels out with the positive voltage generated across the common-source inductance during the high *di/dt*  event. However, a negative gate bias also increases reverse conduction losses. Though GaN devices do not contain a body diode, they can conduct reverse current through the main channel when off, similar to a body diode. A lower negative gate bias will increase the voltage drop across the switch while in the reverse conduction mode,  $V_{sd,rev\_cond}$ , increasing losses [35]. Equation (2) describes this reverse conduction power loss that is proportional to  $V_{sd,rev\_cond}$ , which is in turn a function of the negative gate bias,  $V_{gs,off}$ . In (2),  $I_{sd}$  is the reverse conducting current,  $t_{dead}$  is the deadtime, and  $f_{sw}$  is the switching frequency.

$$P_{\text{loss,rev_cond}} = V_{\text{sd,rev_cond}}(V_{\text{gs,off}}) \cdot I_{\text{sd}} \cdot 2t_{\text{dead}} f_{\text{sw}}$$
(2)

Thus, a moderate negative gate bias of around -3V is often recommended to minimize the extra losses associated with this reverse conduction characteristic [34], [35]. This paper will quantify the benefits and drawbacks of using further negative gate biases of -4.4 V and -5 V on both false turn-on likelihood and converter efficiency.

#### C. DEAD TIME

The selection of the deadtime affects converter efficiency and false turn-on events. With a longer deadtime, the lowside switch will conduct in the reverse direction for a longer period of time in each switching cycle and these losses will also be dependent on the negative gate bias [3], as shown in (2). However, a longer deadtime will leave more time for intrinsic capacitances in the switch to completely discharge before the high-side switch turns on, and thus can reduce false turn-on voltage oscillations. The lower limit on a desirable deadtime is that which allows the low-side synchronous switch to turn on at ZVS, as operating without ZVS would decrease efficiency. Equation (3) shows the calculation of this limit [36]–[38], as the deadtime must be long enough to allow the current flowing through the switch, Iout, to discharge the effective device output capacitance, Co(effective), to discharge V<sub>ds</sub> from V<sub>in</sub> to zero.

$$t_{\text{dead}} \ge \frac{C_{\text{o(effective)}} V_{\text{in}}}{I_{\text{out}}}$$
 (3)

However, modelling  $C_{o(effective)}$  during the switching transient has always been an issue as the C-V curve follows a nonlinear relationship. The most conventional ways are to consider energy-related and time-related output capacitances.  $C_{o(er)}$  is the capacitance which gives the same stored energy as output capacitance  $C_{oss}$  while  $V_{ds}$  increases from zero to  $V_{in}$  based on the principle of conservation of energy, and  $C_{o(tr)}$  is the capacitance which gives the same charging time as  $C_{oss}$  while  $V_{ds}$  increase from zero to  $V_{in}$ . Choosing the maximum of  $C_{o(tr)}$  and  $C_{o(er)}$  gives a reasonable approximation of Co(effective) as shown in (4).

$$C_{o(effective)} = \max(C_{o(er)}, C_{o(tr)})$$
(4)

The GS66516T datasheet gives the values of  $C_{o(er)} = 207$  pF and  $C_{o(tr)} = 335$  pF, meaning  $C_{o(effective)}$  should be 335 pF. This research investigates three combinations of V<sub>in</sub> and I<sub>out</sub>





FIGURE 3. Summary of the investigational method.



FIGURE 4. Synchronous Buck converter test circuit.

(400V/5A, 200V/5A, and 200V/10A). According to (3), the most stringent limit on deadtime is 400V/5A, which requires a minimum deadtime of 27 ns. The GaN Systems' evaluation board used in this investigation has a lower deadtime limit of 60 ns, thus these experiments will start at this lower limit and step up in small increases, also testing 80 ns and 110 ns deadtime. The calculations from (3) and (4) show that all experiments will have ZVS turn-on for the synchronous switch for deadtimes of 60 ns or higher. Fig. 3 summarizes the investigational method proposed in this research, including details of the different PWM schemes and test points.

### **IV. EXPERIMENTAL RESULTS AND DISCUSSION**

The experimental circuit is a synchronous buck converter, as shown in Fig. 4. The circuit uses GaN Systems' GS665MB-EVB evaluation board [35] with GS66516T 650V/60A rated devices and ACPL-346 gate drivers. The devices use ultra-low inductance packaging, and a dedicated source sense connection is used on the PCB to minimize the gate loop inductance. Table 2 summarizes the experimental setup parameters. Two CWS high frequency power inductors of 60  $\mu$ H each are used in series along with a 20 $\mu$ F output capacitor.

Fig. 5 shows the whole experimental setup whereas Fig. 6 shows a closer view of the buck converter and the measurement probes. In Fig. 5, the experimental setup

#### TABLE 2. Experimental setup parameters.

Parameter	Value
DC input voltage	200, 400 V
DC load output	5, 10 A
Switching frequency	50, 100 kHz
Duty cycle	50%
Power inductor	$2 \times 60 \ \mu H$
Input/output capacitor	20 µF
Gate turn-on resistance	10, 12.5 Ω
Gate turn-off resistance	2 Ω
Negative bias	-4.4, -5.0 V
Dead time	60, 80, 110 ns



FIGURE 5. Experimental setup.



FIGURE 6. Measurement setup with different probes.

includes a Sorensen SGX programmable DC power supply and a Chroma 63804 programmable AC/DC electronic load, which is used to maintain either a constant 5 A load current (for tests with 400 V and 200 V input voltage) or a constant 10 A load current (for tests with 200 V input voltage). The Tektronix MSO54 4-channel 500 MHz mixed signal oscilloscope is used. The high-side switch V<sub>gs</sub> and V<sub>ds</sub> are measured with TMDP0200 differential probes with 200 MHz bandwidth. The low-side switch V<sub>gs</sub> is measured with the



**FIGURE 7.** (a) Voltage and current switching waveforms for V<sub>in</sub> = 400V, R<sub>g,on</sub> = 10  $\Omega$ , V<sub>gs,off</sub> = -5 V, (b) Zoomed-in view of low-side switch turn-on, (c) Zoomed-in view of low-side switch turn-off.

ISoVu 500 MHz probe (tripod) as shown in Fig. 6. The lowside switch current is measured with the TCP0020 current probe with 50 MHz bandwidth.



**FIGURE 8.** V<sub>gs,low</sub> measurements for V<sub>in</sub> = 400V and f<sub>sw</sub> = 100 kHz for four different test cases of negative bias and R<sub>g,on</sub> (a) zoomed out (top) (b) zoomed-in (bottom).

The bipolar gate drive signal is produced using a 5-11V DC/DC converter which generates a dc rail that is split into positive and negative terminals. The positive terminal is set by a Zener regulator circuit which has an RC divider branch coupled to it. The output of the DC/DC converter is fed into the isolated ACPL-P346 gate driver which drives the high and low eGaN-HEMTs separately. The Zener regulator provides a particular bipolar PWM signal so that two different bipolar PWM signals +6.2/-4.4V and +5.6/-5V can be generated.

Fig. 7 (a) shows the measured switching waveforms of the circuit for  $V_{in} = 400$  V,  $f_{sw} = 100$  kHz,  $R_{g,on} = 10 \Omega$ , and  $V_{gs,off} = -5$  V. Fig. 7 (b) and (c) show zoomed-in version of the turn- on and turn-off transitions for the low-side switch. In Fig. 7 (c), it can be seen that when the low-side switch has turned off and the high-side switch turns on,  $V_{gs,low}$  has a voltage oscillation peak of 19.5 V, well above the typical threshold voltage of 1.7 V. Also, in Fig. 7 (b), when the high-side switch turns on,  $V_{gs,high}$  oscillations are not significant. This result shows that the low-side switch is the primary concern for false turn-on



FIGURE 9. Converter efficiency measurements for different values of converter input voltage, switching frequencies and output power.

events and agrees with findings [13], [14]. The rate of rise of the voltage of the low-side switch is primarily determined by the turn-on speed of the high-side switch, which is dependent on  $R_{g,on}$ .

Table 3 shows how the drain-to-source dv/dt of the low-side switch varies with V<sub>in</sub>, R<sub>g,on</sub>, V<sub>gs,off</sub>, and t<sub>dead</sub> for 100 kHz switching frequency at 200 and 400 V input and at 1 kW output power. For V<sub>in</sub> = 200 V, R<sub>g,on</sub> = 10  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 27.7 V/ns and R<sub>g,on</sub> = 12.5  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 25.7 V/ns. For V<sub>in</sub> = 400 V, R<sub>g,on</sub> = 10  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 49.8 V/ns and R<sub>g,on</sub> = 12.5  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 49.8 V/ns and R<sub>g,on</sub> = 12.5  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 49.8 V/ns and R<sub>g,on</sub> = 12.5  $\Omega$  produces an average dV<sub>ds-low</sub>/dt of 49.8 V/ns.

Fig. 8 shows the  $V_{gs,low}$  waveforms for  $V_{in} = 400 \text{ V}$ ,  $f_{sw} = 100 \text{ kHz}$ ,  $I_{load} = 5 \text{ A}$ , and deadtime = 80 ns for four different test cases of negative gate bias and  $R_{g,on}$  after the low-side switch is turned off and when the high-side switch is turned

on (after the deadtime). The peak  $V_{gs,low}$  voltage value during this time is selected as a metric to measure the likelihood of a false turn-on event occurring. Fig. 8 shows that the -4.4 V gate bias leads to a higher  $V_{gs,low}$  peak for both  $R_{g,on}$  values tested, and that this peak is well over the nominal threshold voltage of 1.7 V. However, the -5 V gate bias reduces these oscillation peaks.

Fig. 9 summarizes the efficiency results for all six test cases. Increasing the deadtime (within the selected range) had the smallest effect on efficiency for all cases. Increasing the negative gate bias from -4.4 V to -5 V (solid lines to dashed lines) causes a moderate drop in efficiency.

Fig. 10 presents the results in Pareto plots such that the lower left corner is the optimal operating point of high efficiency and low false turn-on peak voltage. Thus, it combines the efficiency results with measured peak  $V_{gs}$  values of the low-side switch measured at the moment when



FIGURE 10. Pareto plots of converter efficiency vs. Vgs. low false turn on peak voltage at different operating points.

the high-side switch turns on, i.e., after the low-side switch has turned off and the dead time has passed.

Fig. 10 shows that for the 200 V test at both 500 W and 1 kW power levels, increasing the deadtime makes little difference in peak V<sub>gs</sub> (less than 1V), but lowers efficiency, so is not recommended. Thus, the minimum deadtime of 60 ns is recommended for 200 V operation at either power level or switching frequency. For the 200 V cases, lowering V<sub>gs,off</sub> from -4.4 V to -5 V has the largest influence on reducing the false turn-on peak voltage, and thus on reducing the potential for false turn-on events. Increasing R<sub>g,on</sub> to 12.5  $\Omega$  (blue lines vs. red lines) slows down the switch transition at turn-on, increasing turn-on switching losses, and leading to lower efficiency compared to R<sub>g,on</sub> = 10  $\Omega$ . These results show that the value of R<sub>g,on</sub> has a relatively large influence on efficiency, compared to the effects of increasing deadtime or negative bias. By keeping deadtime

low (at 60 ns) it is possible to achieve very high efficiency even at the lower negative gate bias of -5V, despite the larger reverse conduction losses. The highest efficiency is obtained with 60 ns deadtime,  $R_{g,on} = 10 \Omega$ , and  $V_{gs,off} = -4.4 V$ .

It can be seen in Fig. 10 that at 200 V and at both power levels, the average reduction in peak V<sub>gs,low</sub> by using V<sub>gs,off</sub> = -5 V is 6 to 7 V. For the 200V/500W case (Fig. 10(a) and (b)) all tests with V<sub>gs,off</sub> = -4.4 V (square markers: all deadtimes, both R<sub>g,on</sub> values) had peak V<sub>gs,low</sub> values over 6 V, meaning over the device threshold voltage, and instead using V<sub>gs,off</sub> = -5 V lowered all peak V<sub>gs,low</sub> values to below the threshold voltage (circle markers). For 200 V at both power levels, using higher R<sub>g,on</sub> = 12.5  $\Omega$  (compared to 10  $\Omega$ ) makes little difference in peak V<sub>gs,low</sub>, but reduces efficiency by about 1%, and is thus not recommended. Thus, R<sub>g,on</sub> = 10  $\Omega$  is recommended. Overall, for 200 V operation, to achieve a good balance of

TABLE 3. Slew rates of the low-side switch for 1 KW testing.

$V_{in}(V)$	$R_{g,on}(\Omega)$	$V_{gs,off}(V)$	t <sub>dead</sub> (ns)	dV <sub>ds-low</sub> /dt (V/ns)
200 -	10	-4.4	60	28.571
			80	28.231
			110	27.891
		-5	60	27.431
			80	27.106
			110	26.872
	12.5	-4.4	60	26.456
			80	26.167
			110	26.002
		-5	60	25.992
			80	25.739
			110	24.981
400 -	10	-4.4	60	51.003
			80	50.988
			110	50.124
		-5	60	49.862
			80	49.013
			110	48.567
	12.5	-4.4	60	47.891
			80	47.040
			110	46.845
		-5	60	45.745
			80	44.934
			110	43.687

reliability and efficiency, the Pareto plot results indicate a recommendation of  $V_{gs,off} = -5$  V,  $R_{g,on} = 10 \Omega$ , and deadtime = 60 ns.

For 400 V operation, Fig. 10 shows that increasing the deadtime makes a more significant reduction in peak V<sub>gs,low</sub> than for 200V operation. Thus, at 400V, it is recommended the engineer use deadtime as a fine adjustment for favoring either reliability or efficiency. For 400 V operation, the use of  $V_{gs,off} = -5 V$  (compared to -4.4 V) improves peak V<sub>gs,low</sub>, lowering it by about 2 to 4 V, while decreasing efficiency slightly. The largest influence on peak V<sub>gs,low</sub> is by gate resistance, where using  $R_{g,on} = 12.5 \Omega$  (compared to 10  $\Omega$ ) reduces peak V<sub>gs,low</sub> by about 3 to 5V. However, it also has the largest influence on efficiency, with the higher  $R_{g,on}(12.5 \ \Omega)$  reducing efficiency by up to 1.5%. Overall, the 400V Pareto plots indicate the following: If reliability is of the highest concern, it is recommended to use  $V_{gs,off}$  = -5 V, R<sub>g,on</sub> = 12.5  $\Omega$ , and deadtime =110 ns. If it is most important to have a good balance between reliability and efficiency, the recommended PWM strategy is  $V_{gs,off} =$ -5 V,  $R_{g,on} = 10 \Omega$ , and to completely remove the false turn-on Vgs,low peak for 400 V operation. To move further in this direction, gate resistance can be increased past 12.5  $\Omega$ , however, this will have a significant impact on converter efficiency, as evidenced by the 1.5% efficiency drop from using  $R_{g,on} = 12.5 \Omega$  (compared to  $R_{g,on} = 10 \Omega$ ), and may start to erode the benefits of using GaN devices. Overall, the use of a further negative gate bias of  $V_{gs,off} = -5$  V is found to be an important part of an ideal PWM strategy balancing efficiency and reliability, and thus it is recommended that engineers should consider using more negative gate biases than the commonly recommended -3 to -4 V.

The experimental results show that, as expected, switching frequency does not play a major role in determining the  $dV_{ds}/dt$  slew rate (which impacts stability), as evidenced by the similar  $V_{gs}$  peak voltages at both 50 kHz and 100 kHz for the same other conditions. Thus, the general findings of this paper are applicable to lower and higher switching frequencies commonly used in power converters.

#### V. CONCLUSION AND FUTURE WORK

The novelty of this paper is that it investigates the tradeoffs between reducing GaN false turn-on events and achieving high power converter efficiency, which has not been covered in prior work. The proposed investigational method includes varying all three main PWM parameters (gate resistance, negative bias, and deadtime) over a wide range of operating points in a synchronous GaN-based buck converter (where false turn-on is a more prevalent issue compared to other topologies). Reliability is estimated based on the measured peak gate voltage oscillation that occurs on the low-side switch while the high-side switch is turning on. Overall, for 200V operation, to achieve a good balance of reliability and efficiency, it is recommended to use  $V_{gs,off} = -5 V$ ,  $R_{g,on} = 10 \Omega$ , and deadtime = 60 ns. At the lower power level (500 W), this PWM strategy completely removes any risk of false turn-on, as the peak gate voltage oscillation is below the device threshold voltage. Overall, for 400V operation, if reliability is of the highest concern, it is recommended to use  $V_{gs,off} = -5 \text{ V}$ ,  $R_{g,on} = 12.5 \Omega$ , and deadtime =110 ns. If it is most important to have a good balance between reliability and efficiency, the recommended PWM strategy is  $V_{gs,off} = -5 \text{ V}$ ,  $R_{g,on} = 10 \Omega$ , and deadtime = 110 ns. In summary, the use of a further negative gate bias of  $V_{gs,off} = -5$  V was found to be an important part of an ideal PWM strategy balancing efficiency and reliability, and thus it is recommended that engineers should consider using more negative gate biases (to -5 V) than the commonly recommended -3 to -4 V.

Future work will include expanding the investigation to other converter topologies. Furthermore, active gate drivers will be investigated to further reduce the chances of false turnon events by dampening the gate oscillations.

#### REFERENCES

- R. Eden, Silicon Carbide and Gallium Nitride Power Semiconductors-2016. London, U.K.: IHS Markit Technology, 2016.
- [2] A. Lidow, J. Strydom, M. Rooij, and D. Reusch, "GaN transmission for efficient power conversion," in *EPC California*, 2nd ed. Hoboken, NJ, USA: Wiley, 2015.
- [3] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial GaN power devices and GaN-based converter design challenges," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.
- [4] A. Bindra, "Wide-bandgap power devices: Adoption gathers momentum," IEEE Power Electron. Mag., vol. 5, no. 1, pp. 22–27, Mar. 2018.
- [5] D. Ueda, "Renovation of power devices by GaN-based materials," in *IEDM Tech. Dig.*, Dec. 2015, p. 16.
- [6] A. Lemmon, M. Mazzola, J. Gafford, and C. Parker, "Instability in halfbridge circuits switched with wide band-gap transistors," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2380–2392, May 2014.
- [7] K. Wang, X. Yang, L. Wang, and P. Jain, "Instability analysis and oscillation suppression of enhancement-mode GaN devices in half-bridge circuits," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1585–1596, Feb. 2018.

- [8] D. Reusch and J. Strydom, "Evaluation of gallium nitride transistors in high frequency resonant and soft-switching DC–DC converters," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 5151–5158, Sep. 2015.
- [9] W. Zhang, F. Wang, D. J. Costinett, L. M. Tolbert, and B. J. Blalock, "Investigation of gallium nitride devices in high-frequency LLC resonant converters," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 571–583, Jan. 2017.
- [10] R. Xie, H. Wang, G. Tang, X. Yang, and K. J. Chen, "An analytical model for false turn-on evaluation of high-voltage enhancement-mode GaN transistor in bridge-leg configuration," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6416–6433, Aug. 2017.
- [11] B. Sun, R. Burgos, X. Zhang, and D. Boroyevich, "Active dv/dt control of 600 V GaN transistors," in *Proc. IEEE Energy Convers. Congr. Expo.* (ECCE), Sep. 2016, pp. 18–22.
- [12] B. Passmore, S. Storkov, B. McGee, J. Stabach, G. Falling, A. Curbow, P. Killeen, T. Flint, D. Simco, R. Shaw, and K. Olejniczak, "A 650 V/150 a enhancement mode GaN-based half-bridge power module for high frequency power conversion systems," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2015, pp. 20–24.
- [13] E. A. Jones, F. Wang, D. Costinett, Z. Zhang, and B. Guo, "Cross conduction analysis for enhancement-mode 650-V GaN HFETs in a phaseleg topology," in *Proc. IEEE 3rd Workshop Wide Bandgap Power Devices Appl.* (WiPDA), Nov. 2015, pp. 2–4.
- [14] J. Wang, D. Liu, H. C. P. Dymond, J. J. O. Dalton, and B. H. Stark, "Crosstalk suppression in a 650-V GaN FET bridgeleg converter using 6.7-GHz active gate driver," in *Proc. IEEE Energy Convers. Congr. Expo.* (ECCE), Oct. 2017, pp. 1–5.
- [15] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET behavior under hard-switching, soft-switching, and false turn-on conditions," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9001–9011, Nov. 2017.
- [16] T. Liu, T. T. Y. Wong, and Z. J. Shen, "A survey on switching oscillations in power converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 893–908, Mar. 2020.
- [17] R. Xie, X. Yang, G. Xu, J. Wei, Y. Wang, H. Wang, M. Tian, F. Zhang, W. Chen, L. Wang, and K. J. Chen, "Switching transient analysis for normally-off GaN transistor with p-GaN gate in a phase-leg circuit," *IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3711–3728, Apr. 2019.
- [18] G. Zulauf, S. Park, W. Liang, K. N. Surakitbovorn, and J. Rivas-Davila, "COSS losses in 600 V GaN power semiconductors in soft-switched, highand very-high-frequency power converters," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10748–10763, Dec. 2018.
- [19] A. Guo and J. A. del Alamo, "Negative-bias temperature instability of GaN MOSFETs," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2016, pp. 17–21.
- [20] A. Guo and J. A. del Alamo, "Unified mechanism for positive- and negative-bias temperature instability in GaN MOSFETs," *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2142–2147, May 2017.
- [21] K. Li, P. L. Evans, and C. M. Johnson, "Characterisation and modeling of Gallium nitride power semiconductor devices dynamic on-state resistance," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5262–5273, Jun. 2018.
- [22] M. A. Alim and A. A. Rezazadeh, "Temperature-dependent DC and smallsignal analysis of AlGaAs/InGaAs pHEMT for high-frequency applications," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 1005–1012, Mar. 2016.
- [23] M. Hua, J. Wei, Q. Bao, Z. Zhang, Z. Zheng, and K. J. Chen, "Dependence of V<sub>TH</sub> stability on gate-bias under reverse-bias stress in E-mode GaN MIS-FET," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 413–416, Mar. 2018.
- [24] G. Xu, X. Yang, R. Xie, F. Zhang, N. Wang, M. Tian, H. Jia, and L. Wang, "The mitigating effects of the threshold voltage shifting on the false turnon of GaN E-HEMTs," in *Proc. IEEE Appl. Power Electron. Conf. Expo.* (APEC), Mar. 2018, pp. 4–8.
- [25] Y. Wen, M. Rose, R. Fernandes, R. Van Otten, H. J. Bergveld, and O. Trescases, "A dual-mode driver IC with monolithic negative drivevoltage capability and digital current-mode controller for depletion-mode GaN HEMT," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 423–432, Jan. 2017.
- [26] B. Weiss, R. Reiner, V. Polyakov, P. Waltereit, R. Quay, O. Ambacher, and D. Maksimovic, "Substrate biasing effects in a high-voltage, monolithically-integrated half-bridge GaN-chip," in *Proc. IEEE 5th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2017, pp. 265–272.

- [27] H. Wang, J. Wei, R. Xie, C. Liu, G. Tang, and K. J. Chen, "Maximizing the performance of 650-V p-GaN gate HEMTs: Dynamic RON characterization and circuit design considerations," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5539–5549, Jul. 2017.
- [28] R. Li, X. Wu, S. Yang, and K. Sheng, "Dynamic on-state resistance test and evaluation of GaN power devices under hard- and soft-switching conditions by double and multiple pulses," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1044–1053, Feb. 2019.
- [29] P. M. Roschatt, S. Pickering, and R. A. Mcmahon, "Bootstrap voltage and dead time behavior in GaN DC–DC buck converter with a negative gate voltage," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7161–7170, Oct. 2016.
- [30] R. Grezaud, F. Ayel, N. Rouger, and J. Crebier, "A gate driver with integrated deadtime controller," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8409–8421, Dec. 2016.
- [31] E. A. Jones, Z. Zhang, and F. Wang, "Analysis of the dv/dt transient of enhancement-mode GaN FETs," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 26–30.
- [32] B. Li, G. Wang, S. Liu, N. Zhao, G. Zhang, X. Zhang, and D. Xu, "Modeling and analysis of bridge-leg crosstalk of GaN HEMT considering nonlinear junction capacitances," *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 4429–4439, Apr. 2021.
- [33] X. Long, Z. Jun, L. Pu, D. Chen, and W. Liang, "Analysis and suppression of high speed Dv/Dt induced false turn-on in GaN HEMT phase-leg topology," *IEEE Access*, vol. 9, pp. 45259–45269, 2021.
- [34] L. Wu, L. Xiao, J. Zhao, and G. Chen, "Physical analysis and modeling of the nonlinear Miller capacitance for SiC MOSFET," in *Proc. IECON 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2017, pp. 1411–1416.
- [35] GaNsystems. Accessed: May 5, 2021. [Online]. Available: https:// gansystems.com/gs66516t/
- [36] T. Reiter, D. Polenov, H. Pröbstle, and H. Herzog, "PWM dead time optimization method for automotive multiphase DC/DC-converters," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1604–1614, Jun. 2010.
- [37] H.-L. Do, "Zero-voltage-switching synchronous buck converter with a coupled inductor," *IEEE Trans. Ind. Electron.*, vol. 58, no. 8, pp. 3440–3447, Aug. 2011.
- [38] P. M. Roschatt, R. A. Mcmahon, and S. Pickering, "A gallium nitride FET based DC–DC converter for the new 48 V automotive system," in *Proc. 7th IET Int. Conf. Power Electron., Mach. Drives (PEMD)*, Apr. 2014, pp. 1–6.



**NISHANT KASHYAP** (Member, IEEE) received the B.Tech. degree in electrical and electronics engineering from Uttar Pradesh State Technical University, in 2010, and the M.E. degree in power electronics and drives from the Birla Institute of Technology, MESRA, India, in 2016. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, McMaster University, Hamilton, Canada. His primary research interests include wide bandgap

devices, modeling and instability issues, high frequency power conversion, and model predictive control of power converters.



**JENNIFER BAUMAN** (Member, IEEE) received the B.Sc. and Ph.D. degrees in electrical engineering from the University of Waterloo, Waterloo, Canada, in 2004 and 2008, respectively.

From 2009 to 2016, she was the Director of Research at CrossChasm Technologies, where she led the modeling team on a wide variety of automotive projects. She is currently an Assistant Professor of electrical engineering with McMaster University, Hamilton, Canada. She is a registered

Professional Engineer and an Associate Editor for the IEEE OPEN JOURNAL OF POWER ELECTRONICS. Her current research interests include power electronic converters for electrified powertrains (including wide bandgap devices), vehicle design, modeling, and control, and EV interactions with the smart grid.