

Received September 30, 2021, accepted October 7, 2021, date of publication October 13, 2021, date of current version October 21, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3119545

Single-Phase Hybrid Switched-Capacitor Interleaved AC-DC Boost Converter

**JULIO CESAR GUIMARÃES^{1b}, DANIEL FLORES CORTEZ^{1b},
AND ALCEU ANDRÉ BADIN^{1b}, (Member, IEEE)**

Federal University of Technology—Paraná, Curitiba 81280, Brazil

Corresponding author: Julio Cesar Guimarães (julioguimaraes@utfpr.edu.br)

This work was supported in part by the Graduate Program in Electrical and Computer Engineering of the Federal University of Technology—Paraná.

ABSTRACT In this paper a single-phase boost PFC multilevel interleaved high-voltage gain based on the hybrid switched-capacitor concept is presented. The proposed converter merges interphase transformers and switched-capacitor cells to obtain current sharing and high voltage gain. These features allow for both the reduction of voltage and current stresses on the semiconductors. Furthermore, the interleaving method allows for obtaining multilevel voltages at AC terminals, thereby reducing the weight and bulk of the input inductor. PFC operation is guaranteed through both input current control and output voltage control. Both steady-state and dynamic analyses were conducted. Experimental results for a 1.25 kW, 127 V to 800 V laboratory prototype are presented and discussed.

INDEX TERMS High voltage gain, interleaving, interphase transformer cells, power factor correction, PWM rectifier, switched-capacitor.

I. INTRODUCTION

In recent years there has been a growing demand for high voltage power supplies. These sources are required in applications such as renewable energy systems [1] and electric vehicle powertrains [2], among others [3], [4].

Hybrid topologies are the prominent technique that allows for high voltage gain. This technique combines a traditional boost topology with switched capacitor (SC) converters. The SCs allow increased voltage gain by means of diode-capacitor cells, that guarantees the voltage division on the semiconductors. It has been developed for numerous applications, such as LED systems [4], pulse generation [5], and high static gain systems [6], [7], among others [8]–[19].

On the contrary, in applications connected to the electrical network, power factor correction is required owing to the regulations. Typically, a PFC boost rectifier is applied to obtain a sinusoidal current at the input and a high power factor. Although it has a voltage-elevating characteristic, the gain of this converter is limited owing to losses and high efforts in semiconductors. One solution to this problem is the use of hybrid topologies. In [20] a family of unidirectional single-phase hybrid switched-capacitor (HSC)

AC-DC boost rectifiers is presented, whose converters provide a static gain twice that of the conventional PFC boost rectifier, and can be increased with the addition of cascading multiplier stages. In [21] another family of single-phase and three-phase unidirectional hybrid rectifiers with a high power factor is presented. Through a three-level generic cell, a static gain four times greater than that of the conventional boost converter was obtained. A reduction in the voltage stresses on the switches to one-fourth the output voltage, the PFC operation, and high efficiency. However, the topologies have an operating range limited to some applications owing to the significantly increased current stress at high power.

To overcome the high current stresses the interleaved technique can be employed. The interleaving technology is applied in power applications above 600 W, which also increases the equivalent switching frequency as demonstrated by [22]–[24]. It presents the current share between the connection arms, promotes waveform frequency multiplication of inductive and capacitive elements, and reduces voltage efforts [25], [26]. In addition, it promotes input-current ripple reduction, thereby allowing for filter size reduction, and contributes to a low electromagnetic interference level [27]–[30]. Recent studies have demonstrated that the interleaving technique associated with HSC converters, can be

The associate editor coordinating the review of this manuscript and approving it for publication was Sze Sing Lee^{1b}.

used in applications with high static gain and low ripple current, such as [25], [31], [32].

In [33] an interleaved double-input three-level boost converter, which is composed of two boost converters indirectly in series, is proposed. In [34] a nonisolated three-level bidirectional dc-dc boost converter is proposed using the interleaving technique. In [35] an input-parallel-output-series multilevel boost converter integrated with SC cells. These topologies present high-voltage gain and small voltage across all components, owing to the advantages of the interleaving method associated with SC concept. However, these topologies were applied only in DC-DC converters.

From the above, this paper presents a single-phase HSC interleaved AC-DC boost converter with a high power factor and high static gain. The converter has the inherent advantages of interleaved operation with a hybrid topology with an SC. Among the advantages are reduced input current ripple, low AC losses in the inductor, low voltage stresses across all semiconductor devices, and high output voltage.

In the following sections, the basic operation principle of the proposed high step-up converter and mathematical model are described. In addition, the control strategy and the main characteristics are presented. Finally, to validate the proposed converter, experimental results were obtained from a 1.25 kW prototype with 800 V output voltage.

II. PROPOSED CONVERTER

The proposed single-phase HSC interleaved AC-DC boost converter is shown in Fig. 1. It comprises four switches S_n $n \in \{1, \dots, 4\}$, an input inductor L switching capacitors $C_{j,k}$ $j \in \{1, 2, 3\}$ $k \in \{A, B\}$, and two interphase transformers with inductors. The interphase transformers are represented by self inductances L_s , which are connected to an interleaved arm.

As previously mentioned, the interleaving technique associated with SC converters is advantageous for high static gain applications. Owing to the interleaving technique, the input inductor operates at twice the switching frequency, which reduces its bulk. The inductors of interphase transformers also have a bulk reduction, as they only have high-frequency magnetic flux. These advantages make the proposed topology more interesting when compared with the topologies presented by [21] because it operates in the PFC, as the reference topologies, and makes it possible to obtain other topologies with lower current stresses on semiconductors for high power applications compared to the reference.

A. OPERATIONAL STAGES

As the proposed converter operates symmetrically it is analyzed over a positive half cycle of the grid. However, quantitative and qualitative analyses are also valid for negative grid semi-cycles. It operates in four stages depending on the PWM modulation scheme shown in Fig. 2.

Fig. 2(a) shows the waveform from input voltage v_g , switching voltage v_{ao} , the modulation signals v_{modK} $k \in \{A, B\}$, and the triangular carriers v_{tri1} and v_{tri2} . Angles θ_1 and




FIGURE 1. Proposed single-phase HSC interleaved AC-DC boost converter.




FIGURE 2. (a) Idealized waveforms for high power factor operation valid to modulation index $M > 0.5$, (b) PWM modulation scheme.

θ_2 are the points at which correspond to the voltage level transition boundary. The switching pattern of the switches is generated by means of two comparators, as shown in Fig. 2(b), where the modulation signal v_{modA} is compared with the triangular carrier v_{tri1} to generate the command signals v_{gS1} and v_{gS2} for switches S_1 and S_2 , respectively. The switching pattern for switches S_3 and S_4 is generated by means of a second comparator employing a carrier signal v_{tri2} shifted 180° . Ideally, for the same switching period, the switches are fed with the same duty cycle. Switches S_1 and S_3 operate for the positive semi-cycle of the grid, while S_2 and S_4 operate for the negative semi-cycle.

As the duty cycle d is variable over a grid period, it can be performed according to the voltage level transition angles θ_1 and θ_2 , facilitating analysis. Thereby, the duty cycle is $d > 0.5$ to $\omega t < \theta_1$ and $d < 0.5$ to $\theta_1 < \omega t < \theta_2$.

Fig. 3 shown the command signals v_{gS1} and v_{gS3} for switches S_1 and S_3 , respectively. The respective operational stages and their time intervals over a switching period T_s , where d is the duty cycle. Fig. 4 represents the equivalent




FIGURE 3. Operational stages defined by the command signals v_{gs1} and v_{gs3} : (a) valid to duty cycle $d < 0.5$; (b) valid to $d > 0.5$.

circuit to each operational stage, where $r_{C3,A}$ represents the capacitor series resistance.

For operational stages the capacitors are previously charged and their voltages are constant.

1) FIRST STAGE

As shown in Fig. 4(a), the command for driving switch S_1 occurs, while switch S_3 is turned off. During this period, inductor L_1 transfers energy to capacitor $C_{3,A}$, through diodes D_1 and D_2 . Capacitor $C_{1,A}$ transfers energy to capacitor $C_{3,A}$ through diode D_2 . Capacitor $C_{2,A}$ transfers energy to the load R_o , while inductor L_2 stores the energy supplied by the input inductor L . The input inductor L receives energy from the power source v_g , while diode D_3 remains blocked. Applying Kirchoff's loop law, the equations describing this stage are

presented in equations by (1).

$$\begin{cases} v_g = v_L + v_{L2} \\ i_{C_{2,A}} = i_{C_{1,A}} + i_{C_{3,A}} - i_{L1} \\ v_{C_{1,A}} = i_{C_{3,A}} \cdot r_{C_{3,A}} + v_{C_{3,A}} \\ i_{C_{2,A}} = -\frac{(v_{C_{1,A}} + v_{C_{2,A}})}{R_o} \\ v_g = v_L + v_{L1} + v_{C_{1,A}} \end{cases} \quad (1)$$

2) SECOND STAGE

As illustrated in Fig. 4(b), switches S_1 and S_3 are turned off. The input inductor L together with inductors L_1 and L_2 transfers energy to all capacitors. The inductor L_2 transfers energy to capacitor $C_{3,A}$. Capacitor $C_{2,A}$ and the load R_o receive energy from capacitor $C_{3,A}$ through diode D_3 . The inductor L_1 transfers energy to capacitor $C_{1,A}$ through diode D_1 . The diode D_2 remains blocked. The expressions in (2) define this stage.

$$\begin{cases} v_g = v_L + v_{L1} + v_{C_{1,A}} \\ v_g = v_L + v_{L2} - v_{C_{3,A}} - i_{C_{3,A}} \cdot r_{C_{3,A}} + v_{C_{1,A}} + v_{C_{2,A}} \\ -v_{C_{1,A}} - v_{C_{2,A}} + i_{C_{3,A}} \cdot r_{C_{3,A}} + v_{C_{3,A}} + v_{L1} - v_{L2} = 0 \\ i_{C_{3,A}} + i_{C_{2,A}} + \frac{(v_{C_{1,A}} + v_{C_{2,A}})}{R_o} = 0 \\ i_{L1} + i_{C_{2,A}} = i_{C_{1,A}} \\ i_{C_{3,A}} = -i_{L2} \end{cases} \quad (2)$$

3) THIRD STAGE

As shown in Fig. 4(c), switch S_1 is turned off, while switch S_3 is driving. The inductor L_1 stores the energy supplied by the input inductor L , which in turn receives energy from the power source v_g . The inductor L_2 transfers energy to capacitor $C_{3,A}$. Capacitor $C_{3,A}$ transfers energy to the load R_o , as well as




FIGURE 4. Operational stages of the proposed converter valid to positive semi-cycle of the grid: (a) switch S_1 is turned on and S_3 is turned off; (b) S_1 and S_2 are turned off; (c) S_1 is turned off and S_3 is turned on; (d) S_1 and S_3 are turned on.

to the capacitors $C_{2,A}$ and $C_{1,A}$ through diode D_3 , showing the switched-capacitor operation. The diodes D_1 and D_2 remain blocked. The equations for this stage are shown in (3).

$$\begin{cases} v_g = v_L + v_{L1} \\ v_g = v_L + v_L - v_{C_{3,A}} - i_{C_{3,A}} \cdot r_{C_{3,A}} + v_{C_{1,A}} + v_{C_{2,A}} \\ i_{C_{3,A}} = -i_{L2} \\ i_{C_{3,A}} + i_{C_{2,A}} + \frac{(v_{C_{1,A}} + v_{C_{2,A}})}{R_o} = 0 \\ i_{C_{1,A}} = i_{C_{2,A}} \end{cases} \quad (3)$$

4) FOURTH STAGE

Fig. 4(d) shows that when the duty cycle is $d > 0.5$. Switches S_1 and S_3 were turned on. The input inductor stores energy from the power supply through switch S_3 , as well as from capacitor $C_{3,A}$ through switch S_1 . The load R_o receives energy from capacitor $C_{2,A}$.

Fig. 5 shown the basic waveforms from the proposed converter over a switching period T_s including the four operational stages. The command signals for switches v_{gS_1} and v_{gS_3} , levels from switching terminal voltage v_{ao} , voltage v_L and ripple current $\Delta i_{L,pk-pk}$ of the input inductor, where v_g is the input voltage and V_o is the output voltage.




FIGURE 5. Theoretical waveforms from proposed converter, valid to duty cycle $d < 0.5$.

B. STATE-SPACE ANALYSIS

The analysis by the state-space averaged model is presented considering the converter operating in continuous conduction mode. The analysis can be performed in matrix form by equations in (4).

$$\begin{cases} \dot{x} = \mathbf{A} \cdot x + \mathbf{B} \cdot u \\ \mathbf{y} = \mathbf{C} \cdot x \end{cases} \quad (4)$$

where \mathbf{A} , \mathbf{B} e \mathbf{C} are the matrices with the variables states in each operational stage within one switching period T_s . The vector \dot{x} is the derivative vector of x that is the space state vector, u is the input vector, and y is the output vector of the

system, those are expressed by the equations in (5).

$$\begin{cases} \dot{x}^{T_s} = \left[\frac{di_{L1}}{dt}, \frac{di_{L2}}{dt}, \frac{dv_{C_{1,A}}}{dt}, \frac{dv_{C_{2,A}}}{dt}, \frac{dv_{C_{3,A}}}{dt} \right] \\ x^{T_s} = [i_{L1}, i_{L2}, v_{C_{1,A}}, v_{C_{2,A}}, v_{C_{3,A}}] \\ u = [v_g] \\ y = [i_g, V_o] \end{cases} \quad (5)$$

Considering the operational stages to $d < 0.5$, shown in Fig. 3(a), the matrices \mathbf{A} , \mathbf{B} , and \mathbf{C} are determined by the expressions in (6).

$$\begin{cases} \mathbf{A} = (\mathbf{A}_1 + \mathbf{A}_3) \cdot d + \mathbf{A}_2 \cdot (1 - 2d) \\ \mathbf{B} = (\mathbf{B}_1 + \mathbf{B}_3) \cdot d + \mathbf{B}_2 \cdot (1 - 2d) \\ \mathbf{C} = (\mathbf{C}_1 + \mathbf{C}_3) \cdot d + \mathbf{C}_2 \cdot (1 - 2d) \end{cases} \quad (6)$$

where \mathbf{A}_n , \mathbf{B}_n , \mathbf{C}_n , $n \in \{1, 2, 3\}$, are the matrices with state variables from each operational stage.

For the state analysis, the derivative result of the space-state vector is zero ($\dot{x} = 0$) thus, the analytical solution for expressions in (4) is $x = (-\mathbf{A}^{-1} \cdot \mathbf{B}u)$. Solving for it, the state variable expressions are obtained in (7) to vector x as a function of the input voltage v_g , load R_o , and duty cycle d .

$$x = \begin{bmatrix} i_{L1} \\ i_{L2} \\ v_{C_{1,A}} \\ v_{C_{2,A}} \\ v_{C_{3,A}} \end{bmatrix} = \begin{bmatrix} \frac{2 \cdot v_g}{R_o \cdot (d - 1)^2} \\ \frac{2 \cdot v_g}{R_o \cdot (d - 1)^2} \\ -\frac{v_g}{(d - 1)} \\ -\frac{v_g}{(d - 1)} \\ -\frac{v_g}{(d - 1)} \end{bmatrix} \quad (7)$$

The grid current i_g equals the input inductor current i_L ($i_g = i_L$), where $i_L = \sum i_{L_n}$, $n \in \{1, 2, 3, 4\}$, and the output voltage V_o is determined by expression $V_o = \sum v_{C_{j,k}}$, $j \in \{1, 2\}$ and $k \in \{A, B\}$. Therefore, the output variables matrix y results in expression (8).

$$y = \begin{bmatrix} i_g \\ V_o \end{bmatrix} = \begin{bmatrix} \frac{6 \cdot v_g}{R_o \cdot (d - 1)^2} \\ -\frac{4 \cdot v_g}{(d - 1)} \end{bmatrix} \quad (8)$$

Solving for it, the static gain can be written by expression (9).

$$G = \frac{V_o}{v_g} = \frac{4}{(1 - d)} \quad (9)$$

Therefore, by means of expression (9), the static gain of the proposed converter is four times greater than the conventional boost gain.

C. CURRENT STRESSES ANALYSIS

To determine the semiconductors currents and voltages some considerations were adopted, which are as follows:

TABLE 1. Semiconductors average current to each operational stage.

Semiconductor	1 ^a stage	2 ^a stage	3 ^a stage	4 ^a stage
C _{1,A}	$i'_{C_{1,A}} = \frac{i_g(d^2 + d - 1)}{2d}$	$i''_{C_{1,A}} = \frac{i_g(d + 1)}{2}$	$i'''_{C_{1,A}} = \frac{i_g \cdot d}{2}$	$i''''_{C_{1,A}} = \frac{i_g(d + 1)}{2}$
C _{2,A}	$i'_{C_{2,A}} = \frac{i_g(d - 1)}{2}$	$i''_{C_{2,A}} = \frac{i_g \cdot d}{2}$	$i'''_{C_{2,A}} = \frac{i_g \cdot d}{2}$	$i''''_{C_{2,A}} = \frac{i_g \cdot d}{2}$
C _{3,A}	$i'_{C_{3,A}} = \frac{i_g(d - 1)}{2d}$	$i''_{C_{3,A}} = -\frac{i_g}{2}$	$i'''_{C_{3,A}} = -\frac{i_g}{2}$	$i''''_{C_{3,A}} = -\frac{i_g}{2}$
D ₁	$i'_{D1} = \frac{i_g}{2}$	$i''_{D1} = \frac{i_g}{2}$	blocked	$i''''_{D1} = \frac{i_g}{2}$
D ₂	$i'_{D2} = \frac{i_g(d - 1)}{2d}$	blocked	blocked	blocked
D ₃	blocked	$i''_{D3} = -\frac{i_g}{2}$	$i''_{D3} = -\frac{i_g}{2}$	$i''''_{D3} = -\frac{i_g}{2}$
S ₁	$i'_{S1} = \sqrt{\frac{i_g^2}{4d}}$	turned off	turned off	turned off
S ₃	turned off	turned off	$i'''_{S3} = \frac{\sqrt{(i_g)^2 d}}{2}$	turned off

- The converter operates in continuous conduction mode.
- The switching frequency f_s should be much higher than the grid frequency f_g (voltage grid approximately constant within a switching period T_s).
- The input current ripple is neglected.
- The dc-link voltage is kept constant.
- All capacitance values are sufficiently large to keep their voltages constant over a switching period T_s .
- All components are ideal.

Considering that both input voltage v_g and input current i_g are purely sinusoidal and high-power factor operations, according to the equations in (10).

$$\begin{cases} v_g = V_{gp} \cdot \sin(\omega t) \\ i_g = I_{gp} \cdot \sin(\omega t) \end{cases} \quad (10)$$

where V_{gp} and I_{gp} are the grid peak voltage and the grid peak current, respectively.

Neglecting the average voltage across the input inductor L , which is calculated over a switching period T_s , then $v_g \approx \langle v_{ao} \rangle_{T_s}$, where $\langle v_{ao} \rangle_{T_s}$ is the average voltage between the nodes a and o , that is determined by equation (11) over a switching period T_s .

$$\langle v_{ao} \rangle_{T_s} = \frac{V_o}{4}(1 - d) \cdot \text{sign}\{i_L\} \quad (11)$$

where d is the duty cycle and $\text{sign}\{i_L\}$ is the signal function of i_L . The duty cycle is related with modulation signals v_{modk} $k \in \{A, B\}$, as shown in Fig. 2(b), which is determined through the equation $d = \left(\frac{v_{modk}}{V_T}\right)$, where V_T is the peak of the triangular carrier. Isolating d in equation (11) it results the equation (12), that depicts the duty cycle variations.

$$d = 1 - M \cdot |\sin(\omega t)| \quad (12)$$

where M is the modulation index, that is determined by the equation $M = \left(\frac{4 \cdot V_{gp}}{V_o}\right)$, and V_o is the output voltage.

Therefore, the input inductor current equals the input current ($i_L = i_g$) and it depends on the duty cycle d . Given that,

the quasi-instantaneous RMS current expressions are shown in Table 1 as a function of the input current i_g as well as the duty cycle d .

The average current expressions for the semiconductors are listed in Table 1, and the expressions for the RMS current are presented in Table 2 for switches S_1 and S_3 , diodes D_1 , D_2 and D_3 , capacitors $C_{1,A}$, $C_{2,A}$ and $C_{3,A}$. All expressions are defined as functions of the modulation index M as well as the grid peak current I_{gp} .

D. INDUCTOR CURRENT RIPPLE

The envelope of the normalized input current through inductor L is defined by expressions in (13).

$$\overline{\Delta i_{Lpk-pk}} = \begin{cases} \frac{3}{8} M \sin(\omega t) - \frac{M^2}{4} \sin^2(\omega t) - \frac{1}{8} & \text{if } \omega t > \theta_1 \\ \frac{M}{8} \sin(\omega t) - \frac{M^2}{4} \sin^2(\omega t) & \text{if } \omega t < \theta_1 \end{cases} \quad (13)$$

where $\theta_1 = \arcsin\left(\frac{1}{2M}\right)$, that corresponds to the boundary of level transition, as shown in Fig. 2(a), and $\overline{\Delta i_{Lpk-pk}}$ represents the normalized input current, that is determined by equation (14).

$$\overline{\Delta i_{Lpk-pk}} = \Delta i_{Lpk-pk} \frac{V_o}{4 \cdot L \cdot f_s} \quad (14)$$

Considering that the maximum current peak occurs when $\omega t = \arcsin\left(\frac{1}{2M}\right)$, leading to the normalized input current to $\overline{\Delta i_{Lpk-pk}} = 0.25$, with modulation index $M > 0.5$, that is one-fourth the input current i_g . Therefore, the input inductance value L is determined by equation (15).

$$L = \frac{V_o}{16 \cdot \Delta i_{Lpk-pk} \cdot f_s} \quad (15)$$

E. DC-LINK VOLTAGE RIPPLE

Considering that the capacitors $C_{3,k}$ $k \in \{A, B\}$ have low capacitance the dc-link voltage ripple Δv_{Co} is defined by the

TABLE 2. Semiconductors RMS current equations over a grid period.

Semiconductor	Effective current expression
$C_{1,A}$	$i_{C1,A rms} = \frac{1}{8} \sqrt{\frac{3 I_{gp}^2 \left[-\frac{16}{3} \arctan\left(\frac{M}{\sqrt{-M^2+1}}\right) + \left[(M^4 + 4M^2 + \frac{8}{3})\pi - \frac{32}{3}M^3 - \frac{16}{3}M \right] \sqrt{-M^2+1} - \frac{8}{3}\pi \right]}{\sqrt{-M^2+1} \sqrt{\pi} M}}$
$C_{2,A}$	$i_{C2,A rms} = \sqrt{\frac{-I_{gp}^2 M (9\pi M - 32)}{192 \sqrt{\pi}}}$
$C_{3,A}$	$i_{C3,A rms} = \frac{1}{4} \sqrt{\frac{I_{gp}^2 \left[-4 \arctan\left(\frac{M}{\sqrt{-M^2+1}}\right) + (M^2\pi + 4M + 2\pi)\sqrt{-M^2+1} - 2\pi \right]}{\sqrt{-M^2+1} \sqrt{\pi} M}}$
D_1	$i_{D1 rms} = \sqrt{\frac{I_{gp}^2 M}{6 \sqrt{\pi}}}$
D_2	$i_{D2 rms} = \frac{1}{12} \sqrt{3} \sqrt{\frac{2 I_{gp}^2 \left[-\frac{3}{2} \arctan\left(\frac{M}{\sqrt{-M^2+1}}\right) + \left(M^3 + \frac{3}{8}M^2 + \frac{3}{2}M + \frac{3}{4}\pi \right) \sqrt{-M^2+1} - \frac{3}{4}\pi \right]}{\sqrt{-M^2+1} \sqrt{\pi} M}}$
D_3	$i_{D3 rms} = \sqrt{\frac{I_{gp}^2 M}{6 \sqrt{\pi}}}$
S_1	$i_{S1 rms} = \frac{1}{2} \sqrt{\frac{I_{gp}^2 \left[-16 \arctan\left(\frac{M}{\sqrt{-M^2+16}}\right) + (M+2\pi)\sqrt{-M^2+16} - 8\pi \right]}{\sqrt{-M^2+16} \sqrt{\pi} M}}$
S_3	$i_{S3 rms} = \sqrt{\frac{-\left[\frac{I_{gp}^2 (8M - 3\pi)}{48} \right]}{\sqrt{\pi}}}$

output capacitance C_o through the dc-link capacitors $C_{j,k}$, $j \in \{1, 2\}$ $k \in \{A, B\}$, calculated by equation (16).

$$\Delta v_{Co} = \frac{P_o}{4 \cdot \pi \cdot f_g \cdot V_o \cdot C_o} \tag{16}$$

Considering to the dc-link voltage ripple, the output capacitance C_o is determined by equation (17).

$$C_o \geq \frac{P_o}{4 \cdot \pi \cdot f_g \cdot V_o \cdot \Delta v_{Co}} \tag{17}$$

The capacitance $C_{3,k}$ $k \in \{A, B\}$ are calculated according to partial-charge operation mode, that ensures that there are no current spikes [36]. Over the capacitors switching the current is limited by the series resistance of the capacitors and semiconductors circuit. Therefore, determining the circuit time constant τ , which is calculated using the expression $\tau = (r_{C3,k} \cdot C_{3,k})$, and the capacitor switching time using the expression $T_i = (M \cdot T_s)$ is necessary. Initially, the value of the switching frequency f_s is defined according to the semiconductors and input inductor losses. Subsequently, the values of the capacitors $C_{3,k}$, $k \in \{A, B\}$, and series resistance $r_{C3,k}$, $k \in \{A, B\}$ are defined through the manufacture datasheet. Finally, the condition $\tau > T_i$ must be satisfied to enable the partial-charge operation mode. In conclusion, verifying whether the switching capacitors can withstand the effective circuit current is necessary.

III. CONTROL STRATEGY

The control strategy developed for PFC operation of the proposed converter is shown in Fig. 6. The average current mode method was applied to equate the variables for the control loops of the input current i_g and output voltage V_o .

Owing to the interleaving connection, the input current i_g is divided into four components, which are the currents $i_{L_n} n \in \{1, \dots, 4\}$ of the interphase transformer inductors L_s . Thus, the input current is the sum of these currents, that is determined by expression $i_g = \sum i_{L_n} n \in \{1, \dots, 4\}$.

The output voltage control monitors the dc-link partial voltages v_{op} and v_{on} because the output voltage V_o is determined by the sum of these voltages, that is $V_o = (v_{op} + v_{on})$.

The measurement of the input voltage v_g is required to generate the control reference signal i_L^{ref} , which is applied to the current-loop to generate the modulation signals $v_{mod,k}$ $k \in \{A, B\}$.

Finally, the modulation signals are compared using two comparators from the PWM scheme, as shown in Fig. 2(b), with the triangular carriers v_{tri1} and v_{tri2} to generate the command signals v_{gS_n} for the switches $S_n n \in \{1, \dots, 4\}$.

A. CURRENT-LOOP CONTROL

Current-loop control is illustrated in Fig. 6, which comprises the generation of the modulation signals $v_{mod,k}$ $k \in \{A, B\}$ following a sinusoidal reference i_L^{ref} , whose waveform is defined by the input voltage v_g and its amplitude is defined by




FIGURE 6. Control strategy of the input current i_{L_n} $n \in \{1, \dots, 4\}$ and partial voltages v_{op} and v_{on} .

voltage-loop control. Subsequently, the modulation signals are compared with the triangular carriers. Finally, the command signals v_{gsn} $n \in \{1, \dots, 4\}$ are generated for the switch gates.

Therefore, by defining the small-signal model and applying the Laplace transform, the transfer function is obtained in expression (18), that depicts variations in the inductor current with duty cycle.

$$G_i(s) = \frac{\tilde{i}_L(s)}{\tilde{d}(s)} = -\frac{V_o}{4 \cdot L \cdot s} \quad (18)$$

B. VOLTAGE-LOOP CONTROL

The voltage-loop control, shown in Fig. 6, generates the signal i_L^{ref} . The dynamics of the voltage-loop control must have a slow action, such that the sinusoidal reference signal does not oscillate.

The voltage balance loop produces a balance between the partial voltages v_{op} and v_{on} through the difference between them. The difference value is applied to a gain and then added to the input voltage signal.

To model the output voltage-loop control, it is assumed that the dc-link capacitors $C_{j,k}$ $j \in \{1, 2\}$ $k \in \{A, B\}$ have much higher capacitance than the capacitors $C_{3,k}$, $k \in \{A, B\}$. Capacitors $C_{j,k}$ $j \in \{1, 2\}$ $k \in \{A, B\}$ provide a low impedance path to 120 Hz ripples in instantaneous power and low ripple dc-link voltage.

Considering this, by applying the small-signal model and Laplace transform, the voltage-loop transfer function, which describes variations of the output voltage with the inductor current is provided by expression (19).

$$G_v(s) = \frac{\tilde{V}_o(s)}{\tilde{i}_L(s)} = \frac{V_{gp} \cdot R_o}{2 \cdot V_o} \left[\frac{1}{R_o \cdot C_o \cdot s + 2} \right] \quad (19)$$

IV. EXPERIMENTAL RESULTS

A. DESIGN CONSIDERATIONS

The experiments were carried out using the specifications of the design parameters presented in Table 3. The prototype was tested operating in a closed loop with control of the input current and output voltage under rated conditions.

TABLE 3. Design parameters.

Specification	Value
Input RMS voltage, $v_{g,rms}$	127 V
Output voltage, V_o	800 V
Grid frequency, f_g / Switching freq., f_s	60 Hz / 50 kHz
Rated output power, P_o	1.25 kW

The component specifications used for the prototype are listed in Table 4. For practical implementation, operating the converter in the partial-charge mode is adequate, as it results in a good relation between the peak current and capacitance [21].

TABLE 4. Laboratory prototype components.

Component	Description
Diode D_n , $n \in \{1, 2, 3, \dots, 8\}$	IDH16S60C SiC Infineon
Input inductor, L	240 μ H Magnetic Cor T255-34 Micrometal 54 turns 3x18 AWG
Coupled inductors, L_p	125 μ H Magnetic Cor EE65/33/26 Thorton 31 turns 18AWG
Capacitors $C_{j,k}$, $j \in \{1, 2\}$, $k \in \{A, B\}$	B4345A9477M 470 μ F 400 V Epcos
Capacitors $C_{3,k}$, $k \in \{A, B\}$	M10999100277G 60 μ F 800 V Epcos
MOSFET S_n , $n \in \{1, 2, 3, 4\}$	IPW60R041P6 600 V Infineon
Digital signal processor (DSP)	TMS320F28379D Texas Inst.

The capacitors $C_{3,k}$ $k \in \{A, B\}$ have low capacitance value, then film capacitors were employed because they have low resistance and low parasitic inductance, leading to good performance in high frequency. The dc-link capacitors $C_{j,k}$ $j \in \{1, 2\}$ $k \in \{A, B\}$ electrolytic technologies were already used to absorb the oscillating power present at the frequency of 120Hz.

Fig. 7 shows the input voltage v_g , input current i_g , partial voltages v_{op} and v_{on} , and output voltage V_o . The output voltage is according to the desirable value, that is $V_o = 800$ V, with the partial voltages balanced $v_{op} = v_{on} \approx 400$ V, indicating good voltage regulation. In addition, the PFC operation is




FIGURE 7. Input voltage v_g (70 V/div), input current i_g (10 A/div), partial voltages v_{op} and v_{on} (100 V/div), and output voltage V_o (200 V/div).




FIGURE 10. Switch voltages v_{S_n} $n \in \{1, \dots, 4\}$ (250 V/div).




FIGURE 8. Input voltage v_g (100 V/div), switching terminal voltage v_{ao} (100 V/div), and partial voltages v_{op} and v_{on} (100 V/div).




FIGURE 11. Interphase transformer cell current i_{L_n} $n \in \{1, \dots, 4\}$ (5 A/div).




FIGURE 9. Capacitor voltages $v_{C_{1,A}}$, $v_{C_{2,A}}$, and $v_{C_{3,A}}$ (100 V/div).

confirmed through the current and voltage input experimental waveforms, with a power factor of 0.986.

The switching terminal voltage v_{ao} , input voltage v_g and partial voltages v_{op} and v_{on} are shown in Fig. 8. The converter can impose voltage levels on its terminals, corresponding to $V_o/4 = +200$ V, $V_o/8 = 100$ V, 0, $-V_o/8 = -100$ V, and $-V_o/4 = -200$ V.

Capacitor voltages are shown in Fig. 9. The voltage is one-fourth of the output voltage, which are $v_{C_{1,A}} = v_{C_{2,A}} = v_{C_{3,A}} = 200$ V.

The switch voltages v_{S_n} , $n \in \{1, \dots, 4\}$ are shown in Fig. 10 and they are one-fourth of the output voltage.

Fig. 11 represents the interphase transformer cell current i_{L_n} $n \in \{1, \dots, 4\}$. This confirm the reduction in current efforts owing to the use of the interleaving technique.

Fig. 11 shows the i_{L_1} and i_{L_2} waveforms are out of phase, so they tend to cancel each other out, thereby reducing the




FIGURE 12. Input current harmonic spectrum under rated conditions.




FIGURE 13. Efficiency curve of the laboratory prototype.

high frequency input ripple current, which is caused by the boost switching action.

The input current harmonic spectrum as a percentage of the fundamental component for the proposed converter operating at the rated power is shown in Fig. 12. The current spectrum is obtained from the current shown in Fig. 7, showing a current sinusoidal shape and in phase with the respective voltage. It has a THD $\approx 8.5\%$, that is accordingly IEC 61000-3-2 standard [37], and a power factor of 0.986. The harmonic components are compared with the harmonic limits of the

TABLE 5. Comparison of the proposed converter with other topologies.

Parameter	Topology				
	[33]	[34]	[35]	[21]	Proposed Converter
Switch voltage	$\frac{V_o}{2}$	$\frac{V_o}{2}$	$\frac{V_o}{2}$	$\frac{V_o}{4}$	$\frac{V_o}{4}$
Capacitor voltage	$\frac{V_o}{2}$	$\frac{V_o}{2}$	$\frac{V_o}{2}$	$\frac{V_o}{4}$	$\frac{V_o}{4}$
Diode voltage	$\frac{V_o}{2}$	no diode	$\frac{V_o}{2}$	$\frac{V_o}{4}$	$\frac{V_o}{4}$
Active switch	2	5	2	4	4
Capacitor	3	3	3	6	6
Inductor	2	2	2	1	5
Fast diode	3	0	3	6	6
Slow diode	0	0	0	2	2
Static gain	$\frac{2}{(1-d)}$	$\frac{2}{(1-d)}$	$\frac{2}{(1-d)}$	$\frac{4}{(1-d)}$	$\frac{4}{(1-d)}$

IEC 61000-3-2 standard for class A equipment that have been measured for the load condition.

The converter efficiency was measured with a FLUKE Norma 4000 power analyzer and the results are shown in Fig. 13. When the converter operated under the rated condition the maximum efficiency achieved was $\eta \approx 95.1\%$ with an estimated value of conduction losses of 49.64 W and a power factor of 0.986. The experimental results indicate that the proposed converter is viable because it corresponds to the expected values according to the specifications in Table 3.

V. COMPARATIVE AND DISCUSSION

Table 5 presents a qualitative comparison of the proposed converter with other topologies. The topologies presented in [33]–[35] submit the semiconductors to $(0.5 V_o)$, the static gain is twice the conventional boost topology, and are not designed for PFC operation. The converter presented in [21] has higher similarities with the proposed converter. It provides a static gain four times greater than the boost conventional topology, and the voltage across the semiconductors is $(0.25 V_o)$, leading to lower voltage efforts. Although the proposed converter uses more components, owing to the use of the interleaving method the input inductor operates at twice switching frequency, reducing its bulk. The inductors of interphase transformers also have a bulk reduction because they only have a high frequency magnetic flux. In addition, it provides lower current efforts, allowing for higher power applications for PFC operation.

VI. CONCLUSION

In this paper a single-phase HSC interleaved AC-DC boost converter topology is proposed. The topology is derived from a family of high voltage gain single-phase HSC PFC

rectifiers. All switches support one-fourth output voltage and low current efforts, owing to the use of the interleaving technique, leading to low conduction losses.

Through an extensive mathematical analysis and experimental results, is demonstrated the feasibility of the converter, that presents a low input current ripple, low harmonic distortion, and regulated output voltage. The converter has an efficiency of $\eta \approx 95.1\%$ under rated conditions.

The proposed converter is suitable for unidirectional applications that require high voltage gain, low current and voltage efforts, PFC operation, and an output voltage above 800 V.

REFERENCES

- [1] B. Wu, S. Li, Y. Liu, and K. M. Smedley, "A new hybrid boosting converter for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1203–1215, Feb. 2016.
- [2] K. J. Reddy and N. Sudhakar, "High voltage gain interleaved boost converter with neural network based MPPT controller for fuel cell based electric vehicle applications," *IEEE Access*, vol. 6, pp. 3899–3908, 2018.
- [3] L. Qin, L. Zhou, W. Hassan, J. L. Soon, M. Tian, and J. Shen, "A family of transformer-less single-switch dual-inductor high voltage gain boost converters with reduced voltage and current stresses," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5674–5685, May 2021.
- [4] A. Elserougi, S. Ahmed, and A. Massoud, "A boost converter-based ringing circuit with high-voltage gain for unipolar pulse generation," *IEEE Trans. Dielectr. Electr. Insul.*, vol. 23, no. 4, pp. 2088–2094, Aug. 2016.
- [5] A. Leon-Masich, H. Valderrama-Blavi, J. M. Bosque-Moncusí, and L. Martínez-Salamero, "A high-voltage SiC-based boost PFC for LED applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1633–1642, Feb. 2016, doi: [10.1109/TPEL.2015.2418212](https://doi.org/10.1109/TPEL.2015.2418212).
- [6] J. Zhao and D. Chen, "Switched-capacitor high voltage gain Z-source converter with common ground and reduced passive component," *IEEE Access*, vol. 9, pp. 21395–21407, 2021, doi: [10.1109/ACCESS.2021.3054880](https://doi.org/10.1109/ACCESS.2021.3054880).
- [7] H. Xie and R. Li, "A novel switched-capacitor converter with high voltage gain," *IEEE Access*, vol. 7, pp. 107831–107844, 2019, doi: [10.1109/ACCESS.2019.2931562](https://doi.org/10.1109/ACCESS.2019.2931562).
- [8] G. M. Leandro and I. Barbi, "Switched capacitor LLC resonant DC–DC converter with peak voltage of $V_{in}/2$," *IEEE Access*, vol. 8, pp. 111504–111513, 2020.
- [9] W. Xie, S. Li, K. M. Smedley, J. Wang, Y. Ji, and J. Yu, "A family of dual resonant switched-capacitor converter with passive regenerative snubber," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4891–4904, May 2020.
- [10] P. J. S. Costa, C. H. I. Font, and T. B. Lazzarin, "Single-phase hybrid switched-capacitor voltage-doubler SEPIC PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5118–5130, Jun. 2018.
- [11] L. G. Fernandes, A. A. Badin, D. F. Cortez, R. Gules, E. F. R. Romaneli, and A. Assef, "Transformerless UPS system based on the half-bridge hybrid switched-capacitor operating as AC–DC and DC–DC converter," *IEEE Trans. Ind. Electron.*, vol. 68, no. 3, pp. 2173–2183, Mar. 2021.
- [12] L. Yang, W. Yu, and J. Zhang, "High voltage gain ratio isolated resonant switched-capacitor converter for sustainable energy," *IEEE Access*, vol. 7, pp. 23055–23067, 2019, doi: [10.1109/ACCESS.2019.2893981](https://doi.org/10.1109/ACCESS.2019.2893981).
- [13] R. L. D. Silva, Jr., V. L. F. Borges, C. E. Possamai, and I. Barbi, "Solid state transformer for power distribution grid based on a hybrid switched-capacitor LLC-SRC converter: Analysis, design, and experimentation," *IEEE Access*, vol. 8, pp. 141182–141207, 2020.
- [14] J. Leyva-Ramos, R. Mota-Varona, M. G. Ortiz-Lopez, L. H. Diaz-Saldierna, and D. Langarica-Cordoba, "Control strategy of a quadratic boost converter with voltage multiplier cell for high-voltage gain," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 4, pp. 1761–1770, Dec. 2017.
- [15] M. Uno and K. Sugiyama, "Switched capacitor converter based multiport converter integrating bidirectional PWM and series-resonant converters for standalone photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1394–1406, Feb. 2019.
- [16] D. F. Cortez and I. Barbi, "A three-phase multilevel hybrid switched-capacitor PWM PFC rectifier for high-voltage-gain applications," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3495–3505, May 2016.

- [17] D. F. Cortez, G. Waltrich, J. Fraigneaud, H. Miranda, and I. Barbi, "DC-DC converter for dual-voltage automotive systems based on bidirectional hybrid switched-capacitor architectures," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 3296–3304, May 2015.
- [18] S. Ben-Yaakov, "Behavioral average modeling and equivalent circuit simulation of switched capacitors converters," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 632–636, Feb. 2012, doi: [10.1109/TPEL.2011.2171996](https://doi.org/10.1109/TPEL.2011.2171996).
- [19] R. L. D. Silva, T. B. Lazzarin, and I. Barbi, "Reduced switch count step-up/step-down switched-capacitor three-phase AC-AC converter," *IEEE Trans. Ind. Electron.*, vol. 65, no. 11, pp. 8422–8432, Nov. 2018.
- [20] J. C. Dias and T. B. Lazzarin, "A family of voltage-multiplier unidirectional single-phase hybrid boost PFC rectifiers," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 232–241, Jan. 2018.
- [21] D. F. Cortez and I. Barbi, "A family of high-voltage gain single-phase hybrid switched-capacitor PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4189–4198, Aug. 2015.
- [22] X. Hu, W. Liang, X. Liu, and Z. Yu, "A hybrid interleaved DC-DC converter with a wide step-up regulation range and ultralow voltage stress," *IEEE Trans. Ind. Electron.*, vol. 67, no. 7, pp. 5479–5489, Jul. 2020.
- [23] F. Yang, C. Li, Y. Cao, and K. Yao, "Two-phase interleaved boost PFC converter with coupled inductor under single-phase operation," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 169–184, Jan. 2020.
- [24] G. Sivanagaraju, S. Samata, L. M. Kunzler, K. R. Feistel, A. K. Rathore, and L. A. Lopes, in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Beijing, China, Nov. 2017, pp. 2299–2304, doi: [10.1109/IECON.2017.8216387](https://doi.org/10.1109/IECON.2017.8216387).
- [25] S. Li, W. Xie, and K. M. Smedley, "A family of an automatic interleaved Dickson switched-capacitor converter and its ZVS resonant configuration," *IEEE Trans. Ind. Electron.*, vol. 66, no. 1, pp. 255–264, Jan. 2019.
- [26] K. D. Joseph, A. E. Daniel, and A. Unnikrishnan, "Inteleaved cuk converter with improved performance and reduced current ripple," *J. Eng.*, vol. 7, pp. 362–369, Jun. 2017, doi: [10.1049/joe.2017.0153](https://doi.org/10.1049/joe.2017.0153).
- [27] M. Meraj, M. S. Bhaskar, A. Iqbal, N. Al-Emadi, and S. Rahman, "Interleaved multilevel boost converter with minimal voltage multiplier components for high-voltage step-up applications," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 12816–12833, Dec. 2020.
- [28] R. Rasoulnezhad, A. A. Abosnina, J. Khodabakhsh, and G. Moschopoulos, "An AC-DC interleaved ZCS-PWM boost converter with reduced auxiliary switch RMS current stress," *IEEE Access*, vol. 9, pp. 41320–41333, 2021, doi: [10.1109/ACCESS.2021.3065376](https://doi.org/10.1109/ACCESS.2021.3065376).
- [29] M. L. Alghaythi, R. M. O'Connell, N. E. Islam, M. M. S. Khan, and J. M. Guerrero, "A high step-up interleaved DC-DC converter with voltage multiplier and coupled inductors for renewable energy systems," *IEEE Access*, vol. 8, pp. 123165–123174, 2020, doi: [10.1109/ACCESS.2020.3007137](https://doi.org/10.1109/ACCESS.2020.3007137).
- [30] Y. Jang and M. M. Jovanovic, "Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1395–1401, Jul. 2007.
- [31] H. Lei, R. Hao, X. You, and F. Li, "Nonisolated high stepup soft-switching DC-DC converter with interleaving and Dickson switched-capacitor technique," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2007–2021, Sep. 2020, doi: [10.1109/JESTPE.2019.2958316](https://doi.org/10.1109/JESTPE.2019.2958316).
- [32] X. Liu, X. Zhang, X. Hu, H. Chen, L. Chen, and Y. Zhang, "Interleaved high step-up converter with coupled inductor and voltage multiplier for renewable energy system," *CPSS Trans. Power Electron. Appl.*, vol. 4, no. 4, pp. 299–309, Dec. 2019.
- [33] J. Chen, S. Hou, T. Sun, F. Deng, and Z. Chen, "A new interleaved double-input three-level boost converter," *J. Power Electron.*, vol. 16, no. 3, pp. 925–935, May 2016, doi: [10.6113/JPE.2016.16.3.925](https://doi.org/10.6113/JPE.2016.16.3.925).
- [34] J. Chen, C. Wang, J. Li, C. Jiang, and C. Duan, "A nonisolated three-level bidirectional DC-DC converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, San Antonio, TX, USA, Mar. 2018, pp. 1566–1570, doi: [10.1109/APEC.2018.8341225](https://doi.org/10.1109/APEC.2018.8341225).
- [35] J. Chen, C. Wang, J. Li, C. Jiang, and C. Duan, "An input-parallel-output-series multilevel boost converter with a uniform voltage-balance control strategy," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 4, pp. 2147–2156, Dec. 2019.
- [36] S. Ben-Yaakov and M. Evtzelman, "Generic and unified model of switched capacitor converters," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2009, pp. 3501–3508.
- [37] *Electromagnetic Compatibility (EMC)—Part 3-2: Limits—Limits for Harmonic Current Emissions (Equipment Input Current ≤ 16 A Per Phase)*, document IEC 61000, International Electrotechnical Commission, Sep. 2014.



JULIO CESAR GUIMARÃES was born in Apucarana, Paraná, Brazil. He received the B.S. degree in electrical engineering from the Federal University of Technology-Paraná (UTFPR), Curitiba, Brazil, and the M.S. degree in electrical engineering from the State University of Londrina, Paraná, Brazil. He is currently pursuing the Ph.D. degree in electrical engineering with the Graduate Program in Electrical and Computer Engineering, UTFPR. He is currently an Adjunct Professor with the Department of Electrical Engineering, UTFPR, Ponta Grossa, Brazil. His research interests include power electronics, energy conversion, and industrial automation.



DANIEL FLORES CORTEZ was born in Pelotas, Rio Grande do Sul, Brazil, in 1985. He received the B.S. degree from the Catholic University of Pelotas-UCPel, Pelotas, in 2009, and the M.S. degree from the Federal University of Santa Catarina, Florianópolis, Brazil, in 2012, both in electrical engineering. He is currently pursuing the Ph.D. degree in electrical engineering with the Power Electronics Institute, Federal University of Santa Catarina. His research interests include

dc/dc bidirectional converters, switched capacitors, and power factor correction techniques.



ALCEU ANDRÉ BADIN (Member, IEEE) was born in Maravilha, Santa Catarina, Brazil, in 1979. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Federal University of Santa Catarina, Florianópolis, Brazil, in 2002, 2004, and 2009, respectively. Since 2010, he has been a Professor with the Federal University of Technology—Paraná, Curitiba, Brazil. His current research interests include high-frequency power converter topologies, power factor correction techniques, and renewable energy. He is a member of the Brazilian Power Electronic Society and the IEEE Power Electronics Society.