

Received September 1, 2021, accepted September 21, 2021, date of publication September 29, 2021, date of current version October 13, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3116160

A Low-Power Quadrature LO Generator With Mutual Power-Supply Rejection Technique

AO ZHOU¹, (Member, IEEE), XIN DING², CHIRN CHYE BOON¹, (Senior Member, IEEE), LITER SIEK¹, (Member, IEEE), YUAN LIANG¹, (Student Member, IEEE), AND YANGTAO DONG¹, (Graduate Student Member, IEEE)

¹CICS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798

²National ASIC Research Center, Southeast University, Nanjing 210096, China

Corresponding author: Chirn Chye Boon (eccboon@ntu.edu.sg)

This work was supported in part by Singapore Ministry of Education Academic Research Fund Tier 2 under Grant MOE2019-T2-1-114, and in part by China Scholarship Council.

ABSTRACT This paper presents a supply-insensitive low-power quadrature local oscillation (LO) generator based on the current-reused voltage-controlled oscillator (VCO) and divide-by-two frequency divider (FD). By utilizing the mutual power-supply rejection (M-PSR) technique, a voltage regulator is embedded into the FD to provide a supply-insensitive voltage for VCO. Meanwhile, the feedback loop provides a supply-insensitive current and time constant compensation for FD. The M-PSR technique does not require extra voltage headroom, thus the proposed quadrature LO generator can work under the supply of 0.9 V. A prototype of the proposed quadrature LO generator is implemented in a 28-nm CMOS process. Measurement results indicate that the LO generator achieves a phase noise of -110.5 dBc/Hz@1MHz at the carrier of 5.9 GHz and the power consumption is 1.8 mW. This work has a competitive figure of merit in supply sensitivity or in area (FOM_{SS} or FOM_a respectively) among the state-of-the-art works.

INDEX TERMS CMOS, current-mode-logic (CML), frequency divider (FD), low-power consumption, mutual power-supply rejection (M-PSR), supply sensitivity, quadrature local oscillation (LO) signal generator, voltage-controlled oscillator (VCO).

I. INTRODUCTION

Quadrature local oscillation (LO) signal generator is a power-hungry circuit, and its signal integrity and spectrum purity are critical in RF system. Challenges exist in the LO designs of being low-power and low-jitter to meet the reliability and power saving requirements in modern communication applications, for example, vehicle-to-everything (V2X) communication [1]. The power-supply induced noise degrades the circuits performance, especially when many circuits share the supply in the integrated systems. Thus, there is a strong demand to develop a reliable quadrature LO generator with low-power consumption and low supply sensitivity.

There are several methods to generate quadrature LO signals. The quadrature voltage-controlled oscillator (QVCO) can provide four phases directly with good driving capability [2] [3], but it has risks of phase inaccuracy and phase ambiguity. The poly-phase filter-based structure is a

more reliable choice. However, the phase shift network in it introduces additional noise and causes power loss [4]. Quadrature LO signal can also be generated from a structure of a differential LC-VCO operating at double frequency followed by a divide-by-two current-mode-logic frequency divider (CML-FD) [5]. It avoids phase ambiguity and has better phase noise and power efficiency. The current-reused technique [6] can be adopted to further reduce the power consumption. However, the voltage headroom is limited which makes it hard to implement power supply rejection function with conventional methods.

Adding a fully integrated CMOS low-dropout regulator (LDO) is the most straightforward and popular method to reject power supply noise. However it adds noise from devices [7] and requires supply headroom of several hundred millivolts. Without occupying voltage headroom, the devices for generating tail current are reused to suppress supply noise with an amplified ripple replica in [8]. Nevertheless, it is only applicable in the structure with a tail current source. The compensation [9] and cancellation [10] techniques based on

The associate editor coordinating the review of this manuscript and approving it for publication was Teerachot Siriburanon¹.




FIGURE 1. (a) The conventional quadrature LO generator and (b) the current-reused structure.

characteristics of devices can reject supply noise, which is applicable for circuits with or without the tail current source. However, the power supply rejection capability is achieved in open loop which requires tuning to optimize the accuracy.

In this paper, a mutual power-supply rejection (M-PSR) quadrature LO generator based on low-power current-reused structure without scarifying voltage headroom is proposed. The principle of the proposed M-PSR technique and the circuit implementation are discussed in section II. Section III shows the measurement results and comparisons. Finally, section IV presents the conclusion.

II. DESIGN AND ANALYSIS

A. PRINCIPLE OF THE MUTUAL POWER-SUPPLY REJECTION TECHNIQUE

Fig. 1(a) presents the conventional architecture of a quadrature LO generator based on an LC-VCO and a CML-FD. Since the LC-VCO suffers from AM-FM conversion [11], an LDO is usually adopted to suppress the AM noise from power supply at the expense of voltage headroom, area and power consumption. Moreover, for a CML-FD, the output frequency is locked by signals injected from VCO. The low frequency power supply noise is reflected in the quadrature outputs as fluctuations of the self-oscillation frequency which is related to the working current and time constant τ . A tail current source is usually adopted for better supply immunity, but the problem of τ decreasing still exists [12]. The above problems are more severe in the low-power current-reused architecture as shown in Fig. 1(b). The devices with small




FIGURE 2. Diagram of the proposed quadrature LO generator with M-PSR technique.

voltage headroom would enter undesired working region due to supply ripple which degrades the linearity.

The proposed M-PSR technique is applied on the current-reused structure without demanding voltage headroom, as shown in Fig. 2. Instead of a fixed load, a variable load (R_{dl}) is adopted for CML-FD. A voltage regulator is implemented by reusing the variable load to suppress AM noise from V_{DD} for the VCO. At the same time, since the V_{VCO} has been stabilized, the bias current I_{FD} also has the supply noise immunity. Moreover, the R_{dl} increases with supply voltage increases because of the feedback loop, which compensates the τ decreasing of CML-FD. The proposed M-PSR technique reuses devices to suppress supply noise for the stacked VCO and FD, thus achieves low-power consumption and supply insensitivity at the same time.

B. CIRCUIT DESIGN

The schematic of the proposed quadrature LO generator is shown in Fig. 3. The CML-FD is stacked with the LC VCO to reuse current. The distribution of voltage for each block is critical as the voltage headroom is limited. The supply voltage V_{VCO} for the LC-VCO is 450 mV. Only the NMOS transistors (MN5, MN6) are employed in the cross-coupled pair to compensate for the loss of LC-tank. Meanwhile, the bias voltage of the NMOS devices in LC-VCO has been set to around the threshold voltage to get high power efficiency [13], which makes it well-suited for low-power applications with limited voltage headroom. The output swing of the signals which are injected to CML-FD is around 800mV. The supply rails for the divide-by-two CML-FD are from V_{DD} (900 mV) to around 450 mV. It is consisted of CML master-slave flip-flops, which converts differential signals from the VCO into quadrature LO signals. Four PMOS devices (MP1-MP4) are switched by the differential outputs of the VCO directly. No level shifters or buffers are required as the common-mode voltage and swing can be matched properly. Therefore, no additional noise sources are




FIGURE 3. Schematic of the proposed M-PSR quadrature LO generator.




FIGURE 4. The post-layout simulations of (a) differential outputs and (b) quadrature outputs with phase differences.

introduced. The simulated differential outputs of LC-VCO with the frequency around 12 GHz are shown in Fig. 4(a). The swing of CML-FD outputs is around 200 mV. Buffers are followed to enlarge the swing to around 800 mV. The post-layout simulation of quadrature outputs after buffers are shown in Fig. 4(b). The LO core consumes 1.4 mA, and the total current including buffers is 1.8 mA.

When V_{DD} increases, the variation of the V_{VCO} can be suppressed if the equivalent resistance of MN1 to MN4 increases. Conventional structure with a fixed bias voltage is not capable to provide such suppression as shown in Fig. 5. Instead, in the proposed structure, the voltage ripple is continuously sensed to adjust variable load resistance. This voltage sensing and load regulation is achieved by negative feedback to dynamically adjust the gate voltage of MN1 to MN4.




FIGURE 5. Block diagram showing the supply regulation principle graphically.

To verify the power supply rejection capability, the load condition can be simplified by considering the quadrature output signals as square waves each with 90° phase shifting. Four identical NMOS devices (MN1 to MN4) are adopted as the variable load of CML-FD. Hence there are always two transistors turned on and the other two turned off, and the equivalent resistance of MN1 to MN4 is a constant at stable state. The whole circuit can be simplified as shown in Fig. 6(a). The ratio of variation of V_{VCO} to V_{DD} is calculated as

$$\frac{\Delta V_{VCO}}{\Delta V_{DD}} = \frac{R_{VCO}}{R_{dl} + (A + 1) gmR_{dl}R_{VCO} + R_{VCO} + R'_{fd}} \quad (1)$$

where R_{dl} , R_{VCO} , R'_{fd} are the equivalent resistances of variable load, LC-VCO and CML-FD (without load) respectively, gm is the equivalent transconductance of MN1 to MN4, and A is the gain of the amplifier.

An amplifier with loop gain of around 28 dB and phase margin of more than 70° was designed. The power consumption of the proposed M-PSR structure is 0.27 mW




FIGURE 6. Diagram of (a) the simplified model of voltage regulator and (b) single CML cell.




FIGURE 7. Simulated (a) V_{VCO} variations, (b) I_{FD} variations versus supply variations.

and the area is 0.004 mm^2 . The simulated power supply rejection ratio of the V_{VCO} to V_{DD} is improved from -6.48dB to -29.34dB at low frequency range compared to structure with fixed biased load as shown in Fig. 7(a). Meanwhile, since V_{VCO} is well regulated and the VCO shares the current with CML-FD, the simulated variation of I_{FD} with V_{DD} is improved from -48.62dB to -69.67dB as shown in Fig. 7(b). Power supply noise suppression capability can be improved by increasing the amplifier gain and the transconductance of MN1 to MN4, but with the sacrifices of power consumption and area. Besides, if the equivalent resistance of MN1 to MN4 is too low, then the quadrature output swing may not be sufficient.

Apart from the voltage regulation function, the variable load also compensates the decreasing time constant of CML-FD. Conventional CML-FD has a positive supply voltage sensitivity as described in [12]. The CML cell used in the proposed work is shown in Fig. 6(b). The time constant




FIGURE 8. Simulated (a) self-oscillation frequency variations with 50 mVpp supply noise at 10 MHz and (b) self-oscillation frequency variations versus supply noise amplitude at 10 MHz.

τ of CML-FD is defined by

$$\tau = (C_{\text{par}} + C_L)(R_{\text{dl}} // \frac{1}{g_{\text{ds}}}) \quad (2)$$

where C_{par} is the total parasitic capacitance of input transistors, C_L is the load capacitance, R_{dl} is the equivalent load resistance, and g_{ds} is the conductance of input transistors.

According to [12], The C_{db} decreases and g_{ds} increases with V_{DD} which means the frequency increases as V_{DD} increases. While in the proposed structure, the variable load resistor R_{dl} has a positive coefficient as supply voltage increasing,

$$\partial R_{\text{dl}} / \partial V_{DD} > 0 \quad (3)$$

which compensates the time constant τ . The locking range of CML-FD also varies with V_{DD} because of the variable load. However, due to the large input swing from the VCO, the locking range of CML-FD structure can cover input frequency range from 4 GHz to 15 GHz. Simulation results verify that the time constant of CML-FD is compensated with proposed M-PSR technique, which is reflected as the variation of the self-oscillation frequency as shown in Fig. 8 (a) and (b).

III. MEASUREMENT RESULTS

The proposed M-PSR quadrature LO generator was designed in a charge-pump PLL with 28nm CMOS process. The die photograph of the chip is shown in Fig. 9. The whole chip area is $0.7 \times 0.7 \text{ mm}^2$, in which the proposed quadrature LO generator occupies 0.072 mm^2 .




FIGURE 9. Die photograph.




FIGURE 10. Diagram of measurement setup.

The measurement setup is shown in Fig. 10. The remained parts of PLL were turned off, and the proposed LO generator was measured individually. The supply voltage of the proposed quadrature LO generator is 0.9 V. The measured current consumption is less than 2 mA, which corresponds to a power consumption of around 1.8 mW. The tuning range of the proposed LO generator is from 5.7 GHz to 6.1 GHz. Fig. 11 shows the measured phase noise is -110.52 dBc/Hz@1MHz at 5.9 GHz. The bumps in between 10 kHz to 1 MHz offset region are noise caused by open loop testing where the remaining part of PLL especially the charge pump and multi-mode divider may not be completely turned off. It can be filtered if measured in closed loop.

It has a figure of merit (FOM) [14] of -184.4 dB calculated by

$$FOM = L(\Delta\omega) - 20 \log\left(\frac{\omega_0}{\Delta\omega}\right) + 10 \log\left(\frac{P_{dc}}{1mW}\right) \quad (4)$$

where $\Delta\omega$ is the offset frequency from the oscillation frequency ω_0 and P_{dc} is the power consumption.




FIGURE 11. Measured phase noise of VCO at 5.9 GHz.

To evaluate the power-supply rejection performance, the supply voltage of the LO generator was provided separately. As shown in Fig. 10, through an RC network, the sinusoid ripple was ac-coupled onto the chip supply voltage. The oscilloscope was to monitor that the actual power supply applied to LO generator is 0.9 V DC with the generated ripple.

By measuring the power levels of outputs at center frequency and supply-noise induced side tones through the signal analyzer, the supply sensitivity was evaluated [9]. Fig. 12(a) shows that with 50 mVpp supply noise at 10 MHz superimposed on the power supply, the power ratio at center frequency of 5.9 GHz (P_0) to that at offset frequency (P_1) is 40.05 dB with the proposed M-PSR structure. If the amplitude of supply noise at 10 MHz increases to 100 mVpp, the power ratio is 33.85 dB as shown in Fig. 12(b).

The mutual rejection function was disabled by increasing the reference voltage to make the amplifier output saturated. Hence the feedback circuitry worked as a fixed voltage bias, the LO generator structure is then considered as a conventional current-reused structure. Fig. 12(c) shows the power ratio is 20.67 dB with M-PSR disabled with 50 mVpp supply noise. With 100 mVpp supply noise, the power ratio is decreased to 15.62 dB with M-PSR technique disabled, as shown is Fig. 12(d). The periodic jitter introduced by supply noise in UI can be deduced based on P_0/P_1 [12] as

$$\hat{J}_{p-p} = \frac{2}{\pi \sqrt{\frac{P_0}{P_1}}} \quad (5)$$

The single-tone supply noise also causes the real-time sinusoidal frequency variations. This type of frequency variation is defined as

$$\Delta f = 2\pi \cdot f_{noise} \cdot \hat{J}_{p-p} = \frac{4f_{noise}}{\sqrt{\frac{P_0}{P_1}}} \quad (6)$$

where f_{noise} is the supply ripple frequency. Fig. 13(a) shows the periodic jitter when the ripple frequency is tuned from 1 MHz to 10 MHz. Normalized peak-to-peak jitter is inversely proportional to noise frequency as the accumulation




FIGURE 12. Measured output spectra of the proposed M-PSR LO generator with the supply ripple of (a) 50 mVpp and (b) 100 mVpp respectively. Measured output spectra of the M-PSR disabled LO generator with the supply ripple of (c) 50 mVpp and (d) 100 mVpp respectively.




FIGURE 13. Measurement results of (a) jitter and (b) frequency variation versus supply noise frequency.

time of jitter is the period of supply noise. Fig. 13(b) presents the frequency variation calculated by equation (6) with different supply ripple frequencies and amplitudes. The nonlinearity parts of the circuit such as varactors affects the frequency heavily with larger amplitude of supply ripple.

The overall performance of the proposed M-PSR LO generator is compared with state-of-the-art supply-insensitive

designs as shown in Table 1. Supply sensitivity can be further deduced based on P0/P1 and intuitively reflected as the normalized supply noise induced jitter and frequency variation which are defined as

$$supply\ sensitivity \left(\frac{mUI}{mV} \right) = \frac{\hat{J}_{p-p}}{V_{p-p_ripple}} \quad (7)$$

TABLE 1. Performance summary and comparison to state-of-the-art works.

	[8]	[9]	[10]	[16]	This work	
Process	40nm	180nm	65nm	65nm	28nm	
Structure type	LC	LC	Ring	Ring	LC+CML	
Number of output phases	2	2	4	10	4	
Supply voltage (V)	1	1.8	0.85	1	0.9	
Power consumption (mW)	0.8	0.9	2.25	1.55	1.8	
Area (mm ²)	0.23	N.A.	0.0189	0.093	0.072	
Frequency (GHz)	4.9-5.7	4.3-4.8	0.9-1.4	3.2	5.8-6.3	
Phase noise (dBc/Hz)	-110.9 @1MHz	-111.51 @1MHz	-96.5 @1MHz	-104.3 @10MHz	-110.5 @1MHz	
Supply ripple frequency (MHz)	10	10	10	1	10	
Supply ripple amplitude (mV _{pp})	50	50	50	25	50	100
Supply Sensitivity (mUI/mV)	0.0127	0.544	0.476	0.299	0.127	0.129
Supply Sensitivity (%ff/%V _{DD})	0.00014	0.0136	0.0204	0.000587	0.00121	0.00124
FOM (dB)	-186.9	-186.2	-154.9	-152.4	-183.4	
FOM _{SS} (dB)	-262.9	-223.2	-188.7	-217.1	-241.7	-241.5
FOM _a (dB)	-193.3	N.A.	-172.1	-162.7	-194.8	

$$\text{supply sensitivity} \left(\frac{\%f}{\%V_{DD}} \right) = \frac{\Delta f / f_{\text{osc}}}{V_{p-p_ripple} / V_{DD}} \quad (8)$$

FOM_{SS} [9] and FOM_a [15] are defined as:

$$FOM_{SS} = FOM + 20 \log(\text{supply sensitivity} \left(\frac{\%f}{\%V_{DD}} \right)) \quad (9)$$

$$FOM_a = FOM + 10 \log \left(\frac{\text{Area}}{\text{1mm}^2} \right) \quad (10)$$

It takes into consideration of the FOM for normalized supply sensitivity and for area respectively together with the standard FOM for phase noise, working frequency and power consumption [9]. The proposed LO generator achieves a competitive FOM_{SS} and FOM_a among state-of-the-art works.

IV. CONCLUSION

In this paper, a low-power and supply-insensitive quadrature LO generator is implemented and measured in 28nm CMOS process. Simulation and measurement results show that the proposed architecture can effectively enhance the supply noise immunity compared to the conventional current reuse architecture. It exhibits a good noise performance, and the overall merits are favorably comparable to state-of-the-art supply-insensitive works.

REFERENCES

- [1] M.-H. Lai and T.-D. Chiueh, "Implementation of a C-V2X receiver on an over-the-air software-defined-radio platform with OpenCL," in *Proc. New Gener. CAS (NGCAS)*, Nov. 2018, pp. 170–173.
- [2] X. Ding, J. Wu, and C. Chen, "A low-power 0.6-V quadrature VCO with a coupling current reuse technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 2, pp. 202–206, Feb. 2019.
- [3] Y. Dong, C. C. Boon, X. Ding, C. Li, and Z. Liu, "A bidirectional nonlinearly coupled QVCO with passive phase interpolation for multiphase signals generation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 7, pp. 1480–1484, Jul. 2021.
- [4] M. Momeni and M. Moezzi, "A low loss and area efficient RC passive poly phase filter for monolithic GHz vector-sum circuits," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 7, pp. 1134–1138, Jul. 2019.
- [5] H. Yoon, Y. Lee, Y. Lim, G.-Y. Tak, H.-T. Kim, Y.-C. Ho, and J. Choi, "A 0.56–2.92 GHz wideband and low phase noise quadrature LO-generator using a single LC-VCO for 2G-4G multistandard cellular transceivers," *IEEE J. Solid-State Circuits*, vol. 51, no. 3, pp. 614–625, Mar. 2016.
- [6] S.-M. Li, H.-N. Yeh, and H.-Y. Chang, "A V-band 90-nm CMOS divide-by-10 injection-locked frequency divider using current-reused topology," *IEEE Microw. Wireless Compon. Lett.*, vol. 28, no. 1, pp. 76–78, Jan. 2018.
- [7] Y.-C. Huang, C.-F. Liang, H.-S. Huang, and P.-Y. Wang, "A 2.4 GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 270–271.
- [8] Y. Chen, Y.-H. Liu, Z. Zong, J. Dijkhuis, G. Dolmans, R. B. Staszewski, and M. Babaie, "A supply pushing reduction technique for LC oscillators based on ripple replication and cancellation," *IEEE J. Solid-State Circuits*, vol. 54, no. 1, pp. 240–252, Jan. 2019.
- [9] X. Gui, B. Tang, R. Tang, D. Li, and L. Geng, "Low-supply sensitivity LC VCOs with complementary varactors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 7, pp. 1589–1599, Jul. 2020.
- [10] C. Yuan and S. Shekhar, "A supply-noise-insensitive digitally-controlled oscillator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 9, pp. 3414–3422, Sep. 2019.
- [11] E. Hegazi and A. A. Abidi, "Varactor characteristics, oscillator tuning curves, and AM-FM conversion," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1033–1039, Jun. 2003.
- [12] X. Gui and M. M. Green, "Design of CML ring oscillators with low supply sensitivity," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 7, pp. 1753–1763, Jul. 2013.
- [13] T. P. Wang and Y. M. Yan, "A low-voltage low-power wide-tuning-range hybrid class-AB/class-B VCO with robust start-up and high-performance FOM_T," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 3, pp. 521–531, Mar. 2014.
- [14] P. Andreani and X. Wang, "On the phase-noise and phase-error performances of multiphase LC CMOS VCOs," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1883–1893, Nov. 2004.
- [15] A. Jha, P. Yelleswarapu, K. Liao, G. Yeap, and K. O. Kenneth, "Approaches to area efficient high-performance voltage-controlled oscillators in nanoscale CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 1, pp. 147–156, Jan. 2021.
- [16] Y. Jo, H. Kim, and S. Cho, "A 3.2-GHz supply noise-insensitive PLL using a gate-voltage-boosted source-follower regulator and residual noise cancellation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 10, pp. 2170–2174, Oct. 2018.



AO ZHOU (Member, IEEE) received the B.S. degree from the School of Electrical and Electronic Engineering, Nanyang Technological University (NTU), Singapore, in 2016, where he is currently pursuing the Ph.D. degree.

His research interests include analog and RF integrated circuits and systems, especially focusing on supply modulators and THz transceivers.



XIN DING received the M.S. degree in microelectronics and solid-state electronics from Southeast University, Nanjing, China, in 2017, where she is currently pursuing the Ph.D. degree with the National ASIC Research Center.

Her research interests include data and clock recovery circuits, frequency synthesizers, and voltage-controlled oscillators.



CHIRN CHYE BOON (Senior Member, IEEE) received the B.E. (Hons.) and Ph.D. degrees from Nanyang Technological University (NTU), Singapore, all in electrical engineering, in 2000 and 2004, respectively. Since 2005, he has been with NTU, where he is currently an Associate Professor. Before that, he was with Advanced RFIC, where he worked as a Senior Engineer. He specializes in the areas of radio frequency (RF) and mm-wave circuits design for communications applications.

He has conceptualized, designed, and silicon-verified many circuits/chips resulting in over 150 refereed publications and he holds 15 patents in the fields of RF and mm-waves. He is the coauthor of the book *Design of CMOS RF Integrated Circuits and Systems* and *CMOS Millimeter-Wave Integrated Circuits for Next Generation Wireless Communication Systems* (World Scientific Publishing). He serves as a committee member for various conferences. He is an Associate Editor for the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. He is the IEEE ELECTRON DEVICES LETTERS Golden Reviewer. He has been the Programme Director for RF and mm-wave research in the S\$50 million Research Centre of Excellence, VIRTUS (NTU), since March 2010. He is the Principal Investigator for research grants of over S\$ ten million. He is also one of the key NTU-team members of the MIT-NTU joint collaboration project “Low Energy Electronic Systems,” which has won Singapore–MIT Alliance for Research and Technology (SMART) International Research Grant (IRG) proposal with a grand total of S\$25 million.




LITER SIEK (Member, IEEE) received the B.A.Sc. degree from the University of Ottawa, Ottawa (U of O), ON, Canada, and the M.Eng.Sc. degree from the University of New South Wales (UNSW), NSW, Australia, and the Ph.D. degree from Nanyang Technological University (NTU), Singapore. From 1981 to 1983, he was with a couple of companies in the area of automation and control. From 1983 to 1985, he was an IC Design Engineer with a European semiconductor

powerhouse, SGS (currently known as ST Microelectronics), situated in Castelletto, Milan, Italy, where he was involved with the Central Research and Development Laboratories for Linear IC, designing ICs for cordless telephone and motor regulator. From 1985 to 1987, he was with SGS situated at Singapore’s Asia Pacific Design Centre, where he was involved in IC design for monolithic power ICs in bipolar technology. Since 1987, he has been with the School of Electrical and Electronic Engineering, NTU, where he is currently an Associate Professor. His current research interests include analog/mixed-signal ICs especially in the areas of low-voltage low-power circuits, power management ICs, phase-locked loops, and data converters. He has received numerous Teaching Excellence Awards and Nanyang Award for Excellence in Teaching. He was the Director of VIRTUS—IC Design Centre of Excellence, from 2012 to 2015, and the Director of the Joint NTU-TUM Ph.D. and the M.Sc. (IC Design) Programmes, from 2010 to 2020 and from August 2007 to July 2015, respectively. In addition, he has conducted numerous analog/mixed-signal IC design short courses and providing technical consultancy for the industry. He is actively involved in the IEEE SSCS Singapore Chapter.



YUAN LIANG (Student Member, IEEE) received the B.Eng. degree from the Department of Microelectronics, Xidian University, Xi’an, China, in 2012. He is currently pursuing the Ph.D. degree with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, with a focus on mm-wave to terahertz frequency synthesizer and clock recovery circuit in silicon.

He is also with IHP-Innovations for High Performance Microelectronics, Germany, as a Guest Scientist. He was a Project Officer with Nanyang Technological University, from 2012 to 2017, developing millimeter-wave to terahertz components and circuits in CMOS technologies.



YANGTAO DONG (Graduate Student Member, IEEE) received the B.E. and M.E. degrees from Zhejiang University (ZJU), Hangzhou, China, in 2015 and 2018, respectively. He is currently pursuing the Ph.D. degree with Nanyang Technological University (NTU), Singapore.

His research interests include analog and radio-frequency integrated circuits and systems, including wideband analog baseband design, frequency synthesizers, and biomedical front-end circuits.

• • •