

Received August 27, 2021, accepted September 21, 2021, date of publication September 24, 2021, date of current version October 5, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3115601

# A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration

DEEKSHA VERMA<sup>1</sup>, (Member, IEEE), BEHNAM S. RIKAN<sup>1</sup>, (Member, IEEE), KHURAM SHEHZAD<sup>1</sup>, (Member, IEEE), SUNG JIN KIM<sup>1</sup>, (Member, IEEE), DANIAL KHAN<sup>1</sup>, (Member, IEEE), VENKATESH KOMMANGUNTA, (Student Member, IEEE), SYED ADIL ALI SHAH, (Graduate Student Member, IEEE), YOUNGGUN PU<sup>1</sup>, (Member, IEEE), SANG-SUN YOO<sup>1</sup>, (Member, IEEE), KEUM CHEOL HWANG<sup>1</sup>, (Senior Member, IEEE), YOUNGOO YANG<sup>1</sup>, (Senior Member, IEEE), AND KANG-YOON LEE<sup>1</sup>, (Senior Member, IEEE)

Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul 16419, South Korea

Corresponding author: Kang-Yoon Lee (klee@skku.edu)

This paper was supported by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government (MOTIE) (P0012451, The Competency Development Program for Industry Specialist).

**ABSTRACT** A 12-bit 80 MS/s hybrid type analog-to-digital converter (ADC) for high sampling speed and low power applications is presented in this paper. It has a subranging architecture with a front end of 6-bit Flash ADC with five channels of 6-bit time interleaved synchronous Successive Approximation Register (SAR) ADC. The proposed architecture with a shared 6-bit Flash ADC and time interleaved SAR ADC provides a power and area efficient high speed ADC. The proposed Time-skew calibration is implemented to minimize the discrepancy between the output of Flash ADC and SAR ADC's channels. To rectify the decision error of the Flash ADC and extract the time-skew information, 1-bit redundancy is included in the CDAC of the SAR conversion. The decision error between the Flash ADC and the SAR ADC is covered with designed redundancy and the mismatch between the ADCs is covered with the time-skew calibration. To reduce the offset mismatch between Flash and SAR ADC and within SAR ADCs, all comparators are calibrated to minimize their absolute offset by utilizing background offset calibration. The modified dynamic strong ARM comparator is used for flash ADC and dynamic latched comparator is used for SAR ADCs. For fine offset calibration and low power consumption, the comparator's offset calibration circuit is implemented. To reduce the kickback noise and enhance the overall energy efficiency for fast operation of SAR ADCs, rail-to-rail dynamic latch comparator with modified adaptive power control (APC) is implemented. The proposed ADC structure has been implemented in 130 nm CMOS process. The ADC has an effective number of bit (ENOB) of 10.97 bits while consuming 7.08 mW current consumption from the 1.2 V supply voltage.

**INDEX TERMS** Adaptive power control (APC), comparator offset calibration, hybrid type time interleaved SAR ADC, low power consumption, redundant capacitor, time-skew calibration, time-skew error.

## I. INTRODUCTION

Flash analog-to-digital converter (ADC) has been frequently used in previous years for low-resolution and high-speed applications, which include satellite receivers, ultra wide-band (UWB) receives. Successive approximation register (SAR) ADC structure replaces the Flash ADC structure

The associate editor coordinating the review of this manuscript and approving it for publication was Cihun-Siyong Gong<sup>1</sup>.

by employing a time interleaving algorithm, as submicron CMOS technologies help in accelerating the speed of transistor operation in low power [1]–[4]. Four channels of time-interleaved SAR ADC has been used for 600 MHz and 12-bit ADC architecture [5]. Since the traditional SAR ADC uses the binary search algorithm, for n-bit decision it requires  $n + 1$  clock cycles. However, in Time interleaved ADCs, adding more channel is not advisable because of the time mismatch, offset, and gain errors between them.




FIGURE 1. The top-block diagram of the proposed hybrid flash follower time interleaved SAR ADC.

Hence, a time-interleaving structure with a large number of channels often requires redundant channel or mismatch calibration schemes [6]. The speed limitation factor in SAR ADC can be overcome by 2-bits per cycle decision algorithm in time-interleaved SAR ADC [7, [8]. However, the hardware complexity of 2-bit/cycle is about 3 times more than the traditional SAR ADC operation.

For medium speed and medium resolution, SAR ADCs are the most energy-efficient architecture. The time-interleaved architecture is frequently used to improve the SAR ADCs bandwidth. However, time-interleaved ADC structures have several issues, which are the result of mismatches between the channels, such as time skew error, offset mismatch, and gain mismatch. Time skew error caused by the increasing input signal frequency, unlike the other errors. Time skew error is dominant in time-interleaved ADCs architecture as it is employed to increase bandwidth. Many types of researches have presented different background timing skew calibrations by using an additional channel taking it as a reference. To decrease the number of channels from the time-interleaved ADCs, hybrid type time-interleaved SAR ADC [9] architecture can be used, which improves the SAR ADC conversion speed by front end Flash ADC which provides the multi-bit MSB.

This paper presents an 80 MS/s time-interleaved hybrid ADC structure based on a shared Flash ADC and time-interleaved SAR. Front end 6-bit Flash ADC helps to achieve the MSBs in a single clock cycle, which decreases many clock cycles from the SAR logic operation. In addition, the total conversion time is greatly reduced by employing the time interleaving technique to presented architecture. The overall

power consumption can be lowered by sharing the 6-bit Flash ADC with the 5 channels 6-bit time-interleaved SAR ADCs. To solve the offset mismatch between SAR ADC and Flash ADC and within SAR ADCs, all comparators are calibrated to minimize their absolute offset by utilizing background offset calibration. A modified strong-arm latched comparator is used in Flash ADC and a dynamic latched comparator is used in SAR ADCs and for fine offset calibration and low-power consumption comparator offset calibration is implemented. Time skew calibration is used to reduce the time error between the SAR ADCs.

The proposed paper is organized as follows. Section II explains the architecture of hybrid type time-interleaved SAR ADC with time-skew calibration. Section III discuss about the circuit implementation and the sub-blocks, including flash ADC, sub-blocks of time-interleaved SAR ADC such as, capacitive DAC, mismatch between flash and SAR ADC, time-skew logic, dynamic latch comparator with modified APC. Complete measurement results are discussed in section IV and finally we conclude in section V.

## II. PROPOSED HYBRID TIME INTERLEAVED SAR ADC ARCHITECTURE

The top block diagram of the proposed hybrid type time-interleaved SAR ADC architecture is depicted in Figure 1. The ADC is composed of a 6-bit Flash ADC, a 6-bit synchronous SAR ADC, a clock generator, and a SAR logic for multiplexing and bit combining. The clock generator contains the programmable delay circuit to correct the timing skew which is controlled by the timing-skew estimator. The 6-bit Flash ADC in the proposed design does not affect




FIGURE 2. The timing diagram of the proposed hybrid flash follower time interleaved SAR ADC.




FIGURE 3. The timing diagram of clock generation.

from time-skew errors, because it operates at the full speed of the proposed ADC to resolve the MSBs for each SAR channel [10]. To estimate the time skew and resolve the 6 LSBs with 1-bit redundancy of SAR channels, the output from the Flash ADC is also taken as a timing reference at 1/5 of sampling speed. Figure 2 represents the timing diagram of the proposed hybrid time-interleaved SAR ADC. A single sampling clock is used to minimize the timing skew error between the SAR ADC and Flash ADC as illustrated in Figure 3. The sampling clock for each channel is generated by the global clock CLK. In order to reduce the logic delay mismatch, the sampling clock is designed with a sharp transition slope based on post-layout simulation. While CDAC settles down, each SAR ADC operates synchronously to avoid undesirable reference Variation from SAR ADC channels. The input is sampled for one clock cycle, and Flash ADC provides the 6-bit MSBs during the following one clock cycles. Then 7-bit LSBs, with 1-bit redundancy are determined by 1 channel SAR ADC for seven clock cycles. Offset and time-skew calibration will be collectively performed in the final two clock cycles.

In the proposed paper, we implemented a time-skew calibration to minimize the discrepancy between the output of Flash ADC and SAR ADC’s channels. Time-skew calibration operates at a principle that helps in aligning the falling edge of the clock used in Flash ADC with the SAR ADCs sampling clock falling edge. The falling edge of the sampling clock of SAR ADC can be adjusted to align the falling edge of the sampled signal from SAR ADC with the Flash ADC clock signal considering the sampling switching threshold variation. To correct the Flash ADC error, 1-bit redundancy




FIGURE 4. Architecture of the proposed SAR ADC.

is added in the SAR conversion process. The difference between the output of Flash ADC and the output of the corresponding SAR channel is precisely represented as SAR conversion lower output bits. Thus, the lower output bits of SAR conversion corresponds to the minimum time-skew. According to output bits of Flash ADC, the lower output bits of SAR will be first sorted, then the sampling clock of SAR minimize the discrepancy of lower output bit of SAR is computed. It is because of the computation which only processes the small-signal represented in output bit of SAR conversion, and computation is a simple process than expanding correlation-based calibration to multiple bit timing references [11]–[13]. This calibration operates in the background to trace voltage and temperature variation and this calibration does not intersperse the ADC operation and it does not affect the input signal.

### III. CIRCUIT IMPLEMENTATION

#### A. FLASH ADC

6-bit Flash ADC contains 63 comparators and a resistor string to define the reference voltage for each comparator. To complement the reference-settling period with the decision phase, we implemented a modified comparator that has differential dual input in 6-bit Flash ADC as shown in Figure 4.

When reference voltages settle down, then comparators will enable and start the comparison. The input signal can be directly compared with the reference voltages in the conventional Flash ADC comparators [9]. Conventional fully differential implementation includes the rail-to-rail input pair and zeroes static power. Conventional Flash ADC comparators suffer from low power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR) when




FIGURE 5. Schematic of modified strong ARM comparator for flash ADC.

reference voltages or input are large in fully differential topology. In conventional architecture, the sampled signal between Flash and SAR ADC are matched because the Flash ADC’s sampling circuit is a scaled version. In the proposed architecture to minimize the timing skew correction range, the clock of Flash ADC is closely aligned with the sampling signal of SAR ADC.

The fully differential topology of 6-bit Flash ADC has 63 comparators and 64 resistors, which compares differential reference voltages with the input signal. The schematic of the modified strong ARM comparator for the 6-bit Flash ADC is represented in Figure 5. Comparator architecture is implemented without a preamplifier, resulting in reducing the power consumption and satisfying high-speed operation. At the Flash ADC input, high kickback noise is caused due to the absence of a preamplifier. We place the transistor M9 and M10 between the regenerative back-to-back inverter transistors M3, M4, M7, M8, and input pair M11 – M14 to reduce the kickback noise from the input pair of comparator [11], [14]. During the reset phase, the drain of input transistors is floating with the implemented kickback reduction technique while in the conventional case it is precharged to VDD. During the comparator’s operation, due to this less voltage variation is caused at the drain of transistors M11 – M14, thereafter kickback noise-reducing at the input stage. The kickback noise is reduced from the comparator in the implemented architecture of Flash ADC. One way to reduce the mismatch offset is to increase the size of input transistors, but it results in increasing the kickback noise and the total input capacitance. Another way is to use preamplifiers, but they increase the overall power consumption. We have adopted a digital calibration for offset error in flash ADCs as digitally designed techniques are proven to be more useful against the process variation and provide flexibility in a system level design. An intentional imbalance in current is generated by adjusting the sizes of transistor M17, M18 and M19, M20 to correct the offset error of the comparators in flash ADC. When compared to the capacitance based techniques, this current injection technique

is more useful in reducing the parasitic capacitance because it does not involve large capacitor.

### B. TIME INTERLEAVED SAR ADC

The 12-bit time-interleaved hybrid type SAR ADC for the single channel is shown in Figure 1. To ensure the linearity, bottom plate sampling is used and apart from CDAC, 32C redundancy capacitor is used for high sampling speed. During the sampling phase, input is sampled at the bottom plate and VCM is connected to the top plate of capacitors. The size of MSB capacitor is decided for addition-only digital error correction and Flash ADCs sign code transferred to MSB capacitor [13]. Flash ADC’s 6-bit MSB in the form of 63 thermometers is transferred to 32C capacitor of SAR ADC. The proposed IMCS switching has an additional 32C\*63 capacitors for redundancy between SAR ADC and Flash ADC which is controlled by output signals from the Flash ADC. MSB DAC have 63 unary weighted capacitors, which are controlled by the output of the flash ADC. 1bit redundancy added between the flash ADC and SAR ADCs to cover the error from flash ADC and to extract the timing skew information as explained in the timing skew mismatch. SAR ADC is composed of a 6-bit CDAC with a 1-bit redundancy capacitor, a comparator, and SAR logic. SAR logic controls the 6-bit LSB of CDAC which is distributed as binary-weighted capacitors. To estimate the timing-skew information and to compensate for the Flash ADC error, we use 1-bit redundancy in between Flash ADC and SAR ADC. The weighted sum of the output from Flash ADC (DF) and the output from SAR ADC (DS) is the output of each channel (DC),  $DC = 32*DF + DS$ . To optimize the power consumption, a dynamic latch comparator with modified adaptive power control is used in SAR ADC.

The bandwidth mismatch occurring in the sampling switches and the capacitors among various channels will lead to the overall bandwidth mismatch. This modulate the overall continuous-time input signal, and after the signal being sampled in to C the operation of the remaining part of the S/H is in discrete-time and all the mismatches will appear as offset and gain-mismatches that were already fully characterized before. Assuming that R and C are the on-resistance switches and the sampling capacitance of the five channels respectively, then the sampling time constant would be represented as:

$$T_5 = R_5C_5 = T(1 + r_5) \tag{1}$$

where T corresponds to its mean/ nominal value and r5 is the percentage of the time-constant mismatch. The bandwidth mismatch is calibrated with the programmable bias current for each input buffer. The input buffer has two main purposes, first is to reduce the input impedance to drive a large ADC array and improves bandwidth and the second is to reduce the non-linear current drawn by the sample-and-hold circuit from the input source. We want to have high output bandwidth, low capacitance and harmonic distortion. We use




FIGURE 6. Proposed redundancy implementation using common mode charge recovery algorithm.

the programmable bias current for input buffers to calibrate the bandwidth mismatch.

1) CAPACITIVE DAC WITH REDUNDANCY IMPLEMENTATION

In the presented prototype, the IMCS algorithm is incorporated with redundancy as shown in Figure 6. During the sub-binary search, stepping size is proportional to the size of capacitors in the IMCS algorithm. When the first comparison is finished, the stepping size is equal to the DAC’s first size and the input will compare with  $\pm 2/8V_{REF}$ . Without an extra complexity, if the redundancy is implemented with the conventional switching, the stepping size will be asymmetric [15], [16]. In the proposed IMCS switching algorithm, the error-tolerance and the stepping size are symmetric for each decision level, while in the conventional switching error tolerance and the stepping size both are asymmetric for decision levels. In conventional asymmetric switching, decision error occurs in a direction that can be compensated but the same decision error in another direction cannot be compensated. In the proposed IMCS switching implementation, the input has an equal chance of making decision error in any direction. In the asymmetric error tolerance, the redundancy algorithm is less tolerance for correcting the dynamic error than symmetric error tolerance.

During the search algorithm, the proposed architecture implements the redundancy to DAC by adjusting the capacitor size to the desired stepping sizes. During the search process, symmetry is required to allow the same tolerance to decision settling error regardless of its direction “up” or “down”. The proposed IMCS switching with redundancy avoids the complex digital circuitry, delays included by decoders and arithmetical units, and extra power, but it does not have the capability to adjust the redundancy amount after fabrication [15]. As compared to the conventional switching algorithm [17], the proposed IMCS switching technique is 94% more energy efficient.

2) MISMATCH BETWEEN FLASH AND SAR ADC

To design a FATI\_SAR ADC, all mismatches [18], not only between SAR ADCs but also between the Flash and SAR ADCs, should be taken into consideration due to the lack of decision redundancy. Since the Flash and SAR ADCs have different input sampling and also can have different references, a remedy of gain error is needed. To remove the mismatch, bottom plate sampling is used for SAR ADCs. To remove the mismatch, bottom plate sampling is used for SAR ADCs. The custom designed unit capacitor used. It is a combination of MIM and MOM structures. The benefit of capacitor arrays with the MIM structure is that the top and bottom plates are shielded from each other in a capacitor array and each element can be accessed without adding parasitic capacitance. The capacitance from VIAs is covered by using little wider metal strips for M4 instead of minimum size. To ensure the small parasitic capacitance at the input of the comparator, bottom plate of capacitor is implemented with metal M5. Although the input of the comparators in the Flash and SAR ADCs have different attenuation, decision gain error does not occur because both sampled input and DAC levels are reduced at the same rate. Gain matching between SAR ADCs is also resolved in this manner with the bottom-plate sampling.

To solve the offset mismatch issue between the Flash and SAR ADCs as well as within SAR ADCs, all comparators are calibrated to minimize their absolute offset by utilizing background offset calibration. The modified dynamic strong ARM comparator is used for Flash ADC and the dynamic latched comparator is used for SAR ADCs. Additionally, for fine offset calibration and low-power consumption, the comparator’s offset calibration circuit is implemented as shown in Figure 7. The comparator in calibration mode is retired from the normal operation, and to get a zero-input condition, its differential inputs are tied together. The results from the offset polarity sensing with zero input




FIGURE 7. Block diagram of comparator offset calibration technique.

are reflected in the calibration technique to update offset control information. The comparator offset calibration is performed continuously in a round-robin manner, and thus the offset of all comparators are minimized with the step size determined by calibration technique and transconductance of the additional input pair for calibration. An extra reference switch is added in each comparator to eradicate the necessity of the comparator in calibration mode. When the first comparator is in calibration mode, the  $i^{th}$  comparator is connected to  $i + 1$  so that the second comparator can operate for the first comparator and so on. Three clock cycles are required for the offset correction: sensing the offset polarity, charging and discharging  $C_{update}$ , and CCAL update. During offset polarity sensing Flash, ADC comparators can be retired. Similarly, all comparators enter in the calibration mode sequentially. A SAR ADC stays in the calibration mode for 5 clock cycles. The offset correction for the SAR ADC is also done through the three clock cycles of sensing the offset polarity,  $C_{update}$ , and CCAL updating. To minimize the power consumption from the SAR channel, all unnecessary blocks such as CDAC and SAR logics are disabled during the calibration mode.

### 3) SAR LOGIC WITH TIMING-SKEW CALIBRATION

A theoretical diagram of ADC time skew operation is represented in Figure 8. In this figure, C indicates the Flash ADC clock and  $C_x$  indicates SAR ADCs clock. The middle scale shows the corresponding Flash ADC's reference voltages according to the SAR ADC's MSB DAC level. The SAR ADC's LSB DAC code is on the right. In Figure 8(a), C and  $C_x$  are aligned and sampled the input signal simultaneously. Assuming the Flash ADC is correct and the coarse estimation from Flash ADC is accurate, as both ADCs sample the same input. Here the output of Flash ADC is 12. If there is no noise or inaccuracy, the final output always lies in the nominal range which is 16 to 48. In Figure 8(b) Flash ADC and SAR ADC do not sample the input simultaneously as C and  $C_x$  are not aligned. In this case the coarse estimation from Flash ADC is incorrect and its output is 11. The SAR ADC starts the conversion process from different




FIGURE 8. Theoretical diagram of the ADC operation (a) ideal case without timing-skew (b) realistic case with timing skew.

place. But, due to added redundancy the final output is correct.

The proposed timing-skew calibration can be explained by the following equations. If we assume the time-skew is not so large and it can be corrected through the SAR ADC redundancy, the output of a complete channel is determined by the SAR ADC's sampled value. Then, the Flash ADC's output and a complete channel output can be represented by the equation (2) and (3) respectively:

$$DF[n] = V_{IN}(nT) + QF[n] \tag{2}$$

$$DC[n] = V_{IN}(nT + \Delta t) + QC[n] \tag{3}$$

where  $QF[n]$  denotes the quantization noise and  $DF[n]$  denotes the digital output of flash ADC. While the quantization noise and digital output of a channel is represented as  $QC[n]$  and  $DC[n]$ , respectively. The timing-skew between each ADC channel and the Flash ADC is denoted by  $\Delta t$ .




FIGURE 9. The rail-to-rail dynamic latch comparator with modified APC.

The variance of the DS can be written as:

$$\begin{aligned} \text{VAR}[DS[n]] &= \text{VAR}[DC[n] - DF[n]] \quad (4) \\ &= \text{VAR}[V_{IN}(nT + \Delta t) + QC[n] - V_{IN}(nt) - QF[n]] \quad (5) \\ &= E\left[(V_{IN}(nT + \Delta t) - V_{IN}(nt) + QC[n] - QF[n])^2\right] \quad (6) \\ &= E\left[(V_{IN}(nT + \Delta t) - V_{IN}(nt))^2\right] + Q^2C_{,rms} + Q^2F_{,rms} \quad (7) \end{aligned}$$

where  $Q^2C_{,rms}$  and  $Q^2F_{,rms}$  are the quantization noise power of each channel ADC and the flash ADC. Equation XX shows that the  $\text{VAR}[DS[n]]$  is a function of  $\Delta t$  and it is minimized when  $\Delta t$  is zero. Above equation also indicated that minimizing  $\text{VAR}[DS[n]]$  is equivalent to find LMS (least mean square) error approximation between the two signal.

#### 4) DYNAMIC LATCH COMPARATOR WITH MODIFIED ADAPTIVE POWER CONTROL

The comparator is a crucial building block in a medium resolution SAR ADC, because the noise of the comparator dominates the ADC performance. The implemented rail-to-rail dynamic latch architecture of the comparator with modified APC is shown in Figure 9. The comparator architecture implemented in the proposed ADC consists of a dynamic latch, two preamplifiers, and an APC block to increase the decision operation and resolution [23]–[25]. At the input stage, the preamplifier is used to reduce the kickback noise and in addition, to reduce the current consumption of the comparator a modified APC technique is implemented in the comparator. When the comparator output comes, the APC signal turns off the comparator, hence the active time of the comparator reduced by the APC signal, which results in the reduction of the overall power consumption.

Modified APC topology is shown in Figure 9. The implemented APC circuit consists of one inverter and one NAND gate. In the operation of the modified APC block, when the comparison is made, output triggers the APC block. In the reset phase, when the clock is low and the outputs OOTP and OUTN go to high by the reset transistors and the NAND output goes to high. The output of NAND goes to low as the clock is changing from low to high. When the evaluation phase is completed, one output terminal of the comparator is at VDD and another output terminal of the comparator is at VSS, as a result, the NAND gate output goes to high. In the preamplifier, the DC power supply controlling switches invert the NAND output to get the final APC signal, which will be the input to the M5 and M12 transistors.

#### C. CLOCK GENERATOR AND VBGR CIRCUIT

Figure 10 shows the block diagram of clock generator with the input as clock signal CLK which is provided externally. Programmable delay block corrects the average mismatch between the SAR clocks (C1 - C5) and flash clock (C). These programmable delay blocks have an equal effect on SAR clocks and results in no change in timing skew among them as they are implemented before the clock divider. The delay between the inverters is controlled with the help of a capacitor bank and switches. Capacitance at the output of the first inverter controls the coarse delay while capacitance at the output of the second inverter controls the fine delay. The next two inverters help in recovering the sharpness of the transition edge. A clock divider circuit is used to feed the interleaved SAR channels with divided clocks C1 – C5 as shows in Figure 10. Clock divider circuit is designed with the help of D flip-flops to divide the high frequency clock. Dummy logic gates are used in the Flash clock (C) path to avoid the mismatch between SAR clock and flash clock.

Band-gap reference voltage (VBGR) has been used as input of the reference voltage generator and to compensate the variation and mismatch, trimming controls have been added for each reference voltage. Schematic of BGR is shown in Figure 3. The feedback from Error amplifier tends to keep the same voltage level at the both inputs, R3 generates the voltage difference  $\Delta V_{BE}$  between two Bipolar Junction Transistors (BJTs) and causes  $I_{2b}$  to flow.  $\Delta V_{BE}$  with proportional to absolute temperature (PTAT) characteristics makes  $I_{2b}$  as a current component with the PTAT characteristics. Similarly, the due to the inverse PTAT (IPTAT) characteristics of  $V_{BE}$ , the current  $I_{2a}$  which flows through R3 behaves as an IPTAT. Therefore, by tuning the resistance component and I2 BJT ratio, a constant current component can be created switch is independent of temperature, and by flowing the current through M6 through mirroring, it is possible to output a constant voltage also for temperature change.

A Soft Start circuit is added to the output, when the Power Enable (PEN) signal is high, a current starts to flow through the PMOSs, M11, M12 and M13 connected in diode fashion. It slowly charges the capacitor C3, then M10's gate voltage




FIGURE 10. Block diagram of clock generator circuit.




FIGURE 11. Band-gap reference generator schematic.




FIGURE 12. Die photograph of the proposed time interleaved hybrid type SAR ADC.

becomes higher or equals than its threshold voltage, and to prevent the BGR peak voltage, BGR output voltage rises.

IV. MEASUREMENT RESULTS

The proposed time interleaved hybrid SAR ADC is fabricated and tested with 130 nm CMOS process. The die photograph and measurement setup is shown in Figure 12 and Figure 13, respectively. The implemented ADC is operated under 1.2 V supply and the differential input range of the ADC is 0.8 Vpp with reference voltages 0.2 V ~ 1 V.

The measured FFT performance without offset and time skew calibration is shown in Figure 14. The ADC performance is limited because of offset error between Flash and SAR channels. However, without offset and time skew calibration, the ADC achieved SNDR of 58.49 dB and effective number of bits (ENOB) of 9.42 bits with input frequency of 20.07 MHz at 80 MS/s sampling speed as shown in Figure 14 (a), and at nyquist rate input frequency




FIGURE 13. Measurement setup for the proposed ADC.

38.98 MHz, it achieved SNDR of 54.38 dB and ENOB of 8.74 bits as shown in Figure 14 (b).

The measured FFT performance with offset and time skew calibration is shown in Figure 15. The error correction of






FIGURE 14. Measured FFT spectrum without offset and time skew calibration for different input frequencies at the sampling rate of 80 MS/s (a) for input frequency 20.07 MHz (b) for nyquist input frequency 38.98 MHz.




FIGURE 15. Measured FFT spectrum with offset and time skew calibration for different input frequencies at the sampling rate of 80 MS/s (a) for input frequency 20.07 MHz (b) for nyquist input frequency 38.98 MHz.




FIGURE 16. Measured static performance without offset and time skew calibration (a) differential non-linearity (DNL) is 1 / -0.8 LSB (b) integral non-linearity (INL) is 1.9 / -1.6 LSB.

ADC is covered with designed redundancy and the mismatch between SAR channels is covered with the time skew calibration and the results are shown in Figure 15. However, with offset and time skew calibration, the ADC achieved SNDR of 67.78 dB and effective number of bits (ENOB) of 10.97 bits with input frequency 20.07 of MHz at 80 MS/s sampling speed shown in Figure 15(a), and at nyquist rate input frequency 38.98 MHz, it achieved SNDR of 65.74 dB and ENOB of 10.63 bits as shown in Figure 15(b).

The measured static performance without offset and time skew calibration is shown in Figure 16. Differential non-linearity (DNL) without calibration is 1 / -0.8 LSB as shown in Figure 16 (a), and integral non-linearity (INL) without calibration is 1.9 / -1.6 LSB and is shown in Figure 16 (b).

The measured static performance of proposed ADC architecture with offset and time skew calibration is shown in Figure 17. The DNL with offset and time skew calibration is 0.6 / -0.4 LSB as shown in Figure 17 (a), and INL with




FIGURE 17. Measured static performance with offset and time skew calibration (a) differential non-linearity (DNL) is 0.6 / -0.4 LSB (b) integral non-linearity (INL) is 0.7 / -0.6 LSB.




FIGURE 18. Measured SFDR and SNDR levels versus input frequency at 80 MS/s (a) without offset and time skew calibration (b) with offset and time skew calibration.




FIGURE 19. Measure ENOB versus input frequency comparison with and without offset and time skew calibration at sampling rate 80 MS/s.

offset and time skew calibration is 0.7 / -0.6 LSB and is shown in Figure 17(b).




FIGURE 20. Power consumption breakdown of ADC.

Figure 18 shows the dynamic performance for the proposed ADC with input frequency sweep with the sampling speed of 80 MS/s. Without offset and time skew calibration, the SNDR is limited below to 65 dB, because of the error between the Flash and ADC and time mismatch between

TABLE 1. Performance summary and comparison.

Parameter	JSSC [13]	IEEE [5]	JSSC [26]	TCAS [27]	IEEE [8]	This work
Technology (nm)	130	40	65	40	130	130
Resolution (bit)	10	12	10.5	12	8	12
Supply (V)	1.2	-	1.2	1.3 V	-	1.2
Sampling Rate (MS/s)	40	600	100	125	1000	80
SNDR (dB)	50.6	61.7	56.6	62.98	46.16	67.78
ENOB (bit)	8.11	9.95	9.11	10.17	7.37	10.97
DNL (LSB)	0.72 / -0.78	-	-	0.51 / -0.55	-	0.6 / -0.4
INL (LSB)	0.90 / -1.5	-	-	0.80 / -0.85	-	0.7 / -0.6
Power (mW)	550 $\mu$	23	2.46	10.71	13.29	7.08
FOM (fJ/step)	50	38.7	44.5	74.4	80.3	44.12
On-chip calibration	-	Yes	-	Yes	Yes	Yes

SAR channels and is shown in Figure 18 (a). However after offset and time skew calibration, the proposed prototype of hybrid time interleaved ADC achieved more than 65 dB of SNDR upto nyquist frequency and is shown in Figure 18 (b). Figure 19 shows the measured ENOB trend at different input frequencies by sweeping the input frequency of ADC with and without offset and time skew calibration at the sampling rate of 80 MS/s. The power breakdown of ADC is represented in Figure 20.

The measured performance summary of the proposed: hybrid type time interleaved ADC and comparison with the other state-of-the art ADC structures [5], [8], [13], [26], and [27] is shown in Table 1. Figure-of-merit (FOM), and resolution at different sampling rates is essential to compare the presented hybrid type time interleaved 12-bit, 80 MS/s ADC to compare with the other ADCs. The formula to calculate the FOM is given as [1]:

$$\text{FOM} = \frac{\text{Power}}{\min\{F_S, 2 \times \text{ERBW}\} 2^{\text{ENOB}}} \quad (8)$$

where, Power represents the power consumption of the ADC architecture,  $F_S$  represent the sampling rate of ADC, and ERBW is the effective resolution bandwidth.

The proposed hybrid time interleaved ADC achieves a FOM of 44.12 fJ/step. The power consumption of the proposed structure includes a Flash ADC and 5 channels time interleaved SAR ADC with redundancy, comparator offset and time skew calibration.

## V. CONCLUSION

The proposed paper presents a hybrid type 12-bit, 80 MS/s, time interleaved SAR ADC with comparator offset and time-skew calibration. The implemented ADC prototype is fabricated in 130 nm CMOS process. The proposed time-skew calibration is implemented to minimize the discrepancy between the output of Flash ADC and SAR ADC's channels. To rectify the decision error of the Flash ADC and extract the time-skew information, 1-bit redundancy is included in the CDAC of the SAR conversion. To solve the offset

mismatch between SAR ADC and Flash ADC and within the SAR ADC channels, all comparators are calibrated to minimize their absolute offset by utilizing background offset calibration. The modified dynamic strong ARM comparator is used for Flash ADC and dynamic latched comparator is used for SAR ADCs. For fine offset calibration and low power consumption, the comparator offset calibration circuit is implemented. The decision error between the Flash ADC and SAR ADC is covered with designed redundancy and the mismatch between the ADCs is covered with the time-skew calibration. To enhance the overall energy efficiency and for fast operation, a rail-to-rail dynamic latch comparator with modified APC circuit is used. The implemented prototype of the ADC with 80 MS/s sampling rate and 1.2 V power supply achieves the ENOB of 10.97 bits and SNDR of 67.78 dB in the measurement. The FoM of the proposed architecture is 44.12 fJ/ step.

## REFERENCES

- [1] D. Verma, K. Shehzad, D. Khan, Q. U. Ain, S. J. Kim, D. Lee, Y. Pu, M. Lee, K. C. Hwang, Y. Yang, and K.-Y. Lee, "A design of 8 fJ/conversion-step 10-bit 8MS/s low power asynchronous SAR ADC for IEEE 802.15.1 IoT sensor based applications," *IEEE Access*, vol. 8, pp. 85869–85879, 2020, doi: [10.1109/ACCESS.2020.2992750](https://doi.org/10.1109/ACCESS.2020.2992750).
- [2] K. Shehzad, D. Verma, D. Khan, Q. Ain, M. Basim, S. Kim, Y. Pu, K. Hwang, Y. Yang, and K.-Y. Lee, "Design of a low power 10-b 8-MS/s asynchronous SAR ADC with on-chip reference voltage generator," *Electronics*, vol. 9, no. 5, p. 872, May 2020.
- [3] K. Shehzad, H.-Y. Kang, D. Verma, Y. J. Park, and K.-Y. Lee, "Low-power 10-bit SAR ADC using class-AB type amplifier for IoT applications," in *Proc. Int. Soc Design Conf. (ISOCC)*, Seoul, South Korea, Nov. 2017, pp. 224–225.
- [4] D. Verma, K. Shehzad, S. J. Kim, and K.-Y. Lee, "Low power 10-BIT 8MS/s asynchronous SAR ADC with wake-up and sample logic for BLE application," in *Proc. Int. Conf. Electron., Inf., Commun. (ICEIC)*, Barcelona, Spain, Jan. 2020, pp. 1–3.
- [5] Y.-H. Wei, C.-Y. Lin, and T.-C. Lee, "A 12-bit 600-MS/s time-interleaved SAR ADC with background timing skew calibration," in *Proc. IEEE Int. Symp. Radio-Frequency Integr. Technol. (RFIT)*, Taipei, Taiwan, Aug. 2016, pp. 1–3, doi: [10.1109/RFIT.2016.7578191](https://doi.org/10.1109/RFIT.2016.7578191).
- [6] C.-C. Liu, M.-C. Huang, and Y.-H. Tu, "A 12 bit 100 MS/s SAR-assisted digital-slope ADC," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 2941–2950, Aug. 2016, doi: [10.1109/JSSC.2016.2591822](https://doi.org/10.1109/JSSC.2016.2591822).

- [7] S. Lee, A. P. Chandrakasan, and H.-S. Lee, "22.4 a 1GS/s 10b 18.9 mW time-interleaved SAR ADC with background timing-skew calibration," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2014, pp. 384–385, doi: [10.1109/ISSCC.2014.6757480](https://doi.org/10.1109/ISSCC.2014.6757480).
- [8] S. A. Zahrai, M. Zlochisti, N. Le Dortz, and M. Onabajo, "A low-power high-speed hybrid ADC with merged sample-and-hold and DAC functions for efficient subranging time-interleaved operation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 11, pp. 3193–3206, Nov. 2017, doi: [10.1109/TVLSI.2017.2739108](https://doi.org/10.1109/TVLSI.2017.2739108).
- [9] S. Alireza Zahrai and M. Onabajo, "A low-power hybrid ADC architecture for high-speed medium-resolution applications," in *Proc. IEEE 58th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Fort Collins, CO, USA, Aug. 2015, pp. 1–4.
- [10] S. W. Sin, U. F. Chio, S. P. U, and R. P. Martins, "Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 7, pp. 648–652, Jul. 2008.
- [11] M. El-Chammas and B. Murmann, "A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 838–847, Apr. 2011.
- [12] B. R. S. Sung, S.-H. Cho, C.-K. Lee, J.-I. Kim, and S.-T. Ryu, "A time-interleaved flash-SAR architecture for high speed A/D conversion," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2009, pp. 984–987.
- [13] S. Cho, C. K. Lee, and J. K. A. Kwon, "A 550- $\mu$ W 10-b 40-MS/s SAR ADC with multistep addition-only digital error correction," *IEEE J. Solid-State Circuits*, vol. 46, no. 8, pp. 1881–1892, Aug. 2011.
- [14] T. Sundstrom and A. Alvandpour, "A kick-back reduced comparator for a 4-6-Bit 3-GS/s flash ADC in a 90 nm CMOS process," in *Proc. 14th Int. Conf. Mixed Design Integr. Circuits Syst.*, Jun. 2007, pp. 195–198.
- [15] F. Kuttner, "A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13  $\mu$ m CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 1, Feb. 2002, pp. 176–177.
- [16] M. Hesener, T. Eichler, A. Hanneberg, D. Herbison, F. Kuttner, and H. Wenske, "A 14b 4OMS/s redundant SAR ADC with 480M Hz clock in 0.13 $\mu$  CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2007, pp. 248–249.
- [17] W. Liu, P. Huang, and Y. Chiu, "A 12b 22.5/45MS/s 3.0mW 0.059 mm<sup>2</sup> CMOS SAR ADC achieving over 90dB SFDR," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2010, pp. 380–381.
- [18] N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 3, pp. 261–271, Mar. 2001.
- [19] D. stepanovic and B. Nikolic, "A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," in *Proc. Symp. VLSI Circuits (VLSIC)*, Jun. 2012, pp. 84–85.
- [20] J. Chu and H. S. Lee, "A 450 MS/s 10-bit time-interleaved zero-crossing based ADC," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2011, pp. 1–4.
- [21] V. H.-C. Chen and L. Pileggi, "A 69.5 mW 20 GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 380–381.
- [22] Z. Cao, S. Yan, and Y. Li, "A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13 $\mu$ m CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 542–543.
- [23] S.-M. Chin, C.-C. Hsieh, C.-F. Chiu, and H.-H. Tsai, "A new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application," in *Proc. IEEE Int. Symp. Circuits Syst.*, Paris, France, May 2010, pp. 1575–1578, doi: [10.1109/ISCAS.2010.5537421](https://doi.org/10.1109/ISCAS.2010.5537421).
- [24] O. Kursu and T. Rahkonen, "Integrated circuit for neural recording and stimulation," in *Proc. NORCHIP*, Tampere, Finland, Oct. 2014, pp. 1–4, doi: [10.1109/NORCHIP.2014.7004738](https://doi.org/10.1109/NORCHIP.2014.7004738).
- [25] S. Lan, C. Yuan, Y. Y. H. Lam, and L. Siek, "An ultra low-power rail-to-rail comparator for ADC designs," in *Proc. IEEE 54th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Seoul, South Korea, Aug. 2011, pp. 1–4, doi: [10.1109/MWSCAS.2011.6026511](https://doi.org/10.1109/MWSCAS.2011.6026511).
- [26] Y. Lim and M. P. Flynn, "A 100 MS/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers," *IEEE J. Solid-State Circuits*, vol. 50, no. 10, pp. 2331–2341, Oct. 2015.
- [27] C. Park, T. Chen, K. Noh, D. Zhou, S. Prakash, M. N. Alizadeh, A. I. Karsilayan, D. Chen, R. L. Geiger, and J. Silva-Martinez, "A 12-bit 125-MS/s 2.5-Bit/cycle SAR-based pipeline ADC employing a self-biased gain boosting amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 11, pp. 3618–3629, Nov. 2020, doi: [10.1109/TCSI.2020.3006149](https://doi.org/10.1109/TCSI.2020.3006149).



**DEEKSHA VERMA** (Member, IEEE) received the B.S. degree from CSJM University, Kanpur, Uttar Pradesh, India, in 2010, the M.S. degree in information and communication engineering from Gautam Buddha Technical University, Lucknow, Uttar Pradesh, in 2013, and the Ph.D. degree in electronics and electrical engineering from the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea, in 2020. She is currently working as a Postdoctoral Researcher with the Department of Electrical and Computer Engineering, Sungkyunkwan University. Her research interests include design of high-performance data converters, including SAR and SD ADC; and power IC, including DC–DC converters.




**BEHNAM S. RIKAN** (Member, IEEE) received the Ph.D. degree in electronic engineering from the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea, in 2017. He was a Postdoctoral Researcher with the University of Oslo and a Senior Analog Design Engineer at Sony Nordic, Oslo, Norway. He is currently a Research Professor with Sungkyunkwan University and a Senior ASIC Designer at Skaichips, Suwon. His research interests include analog to digital converters, analog and RF front-end CMOS circuit design, CMOS image sensors, and sequential 3-D IC design.



**KHURAM SHEHZAD** (Member, IEEE) received the B.S. degree in electrical engineering with specialization in telecommunication from Government College University, Faisalabad, Pakistan, in 2010, and the M.S. and Ph.D. degrees in electronics and electrical engineering from the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea, in 2021. His research interests include design of high performance data converters, including SAR and SD ADC; and CMOS RF transceiver.



**SUNG JIN KIM** (Member, IEEE) received the B.S. degree from the Department of Electronic Engineering, Inje University, Kimhea, South Korea, in 2014, and the M.S. and Ph.D. degrees in electrical and computer engineering from Sungkyunkwan University, Suwon, South Korea. His research interests include CMOS RF transceiver and wireless power transfer systems.



**DANIAL KHAN** (Member, IEEE) received the B.S. degree in electrical engineering from the University of Engineering and Technology (UET), Peshawar, Pakistan, in 2011, and the M.S. and Ph.D. degrees in electronics and electrical engineering from the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea, in 2020. He is currently working as a Postdoctoral Researcher with the Department of Electrical and Computer Engineering, Sungkyunkwan University. His research interests include RF energy harvesting systems, wireless power transfer (WPT) systems, and power management ICs designs.



**VENKATESH KOMMANGUNTA** (Student Member, IEEE) received the B.Tech. degree from JNTU University, Anantapur, Andhra Pradesh, India, in 2013, and the M.Tech. degree in VLSI from Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh, in 2016. He is currently pursuing the Ph.D. degree with the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea. From 2016 to 2019, he was with the IIT Bhubaneswar, India, where he was a Project Associate with the Special Manpower Development Program for Chips to System Design (SMDP-C2SD) Project. His research interests include the design of RF transceivers and high-performance data converters, including ADC and DAC.



**SYED ADIL ALI SHAH** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the COMSATS Institute of Information Technology, Abbottabad, Pakistan, in 2012, and the M.S. degree from Sungkyunkwan University, Suwon, South Korea, in 2019, where he is currently pursuing the Ph.D. degree with the School of Information and Communication Engineering. His research interests include wireless power transfer (WPT) systems and power management ICs designs.



**YOUNGGUN PU** (Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the Department of Electronic Engineering, Konkuk University, Seoul, South Korea, in 2006, 2008, and 2012, respectively. From 2012 to 2013, he worked as a Senior Engineer with the Modem RF Laboratory, DMC Research and Development Center, Samsung Electronics, South Korea. From 2013 to 2019, he worked as a Senior Engineer at WDT/Hivics, South Korea. He is currently a Research Professor with Sungkyunkwan University. His research interests include high-speed interface, CMOS fully integrated frequency synthesizers, oscillators, and RF transceivers.




**SANG-SUN YOO** (Member, IEEE) received the B.S. degree from Dongguk University, Seoul, South Korea, in 2004, and the combined M.S. and Ph.D. degrees from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, in 2012. He worked for the System LSI Division, Samsung Electronics, from 2012 to 2015, where he focused on ADPLL for 3/4G mobile applications as a Senior Design Engineer. From 2015 to 2016, he was a Research Assistant Professor with KAIST and Sungkyunkwan University. Since 2017, he has been with the Department of Smart Automobile, Pyeongtaek University, where he is currently an Assistant Professor. His research interests include RF systems for mobile communications, reconfigurable RFICs, automotive ICs, ADPLL, RFID, and sensor communications.



**KEUM CHEOL HWANG** (Senior Member, IEEE) received the B.S. degree in electronics engineering from Pusan National University, Busan, South Korea, in 2001, and the M.S. and Ph.D. degrees in electrical and electronic engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2003 and 2006, respectively. From 2006 to 2008, he was a Senior Research Engineer at Samsung Thales, Yongin, South Korea, where he was involved with the development of various antennas, including multiband fractal antennas for communication systems and Cassegrain reflector antenna and slotted waveguide arrays for tracking radars. He was an Associate Professor with the Division of Electronics and Electrical Engineering, Dongguk University, Seoul, South Korea, from 2008 to 2014. In 2015, he joined the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently an Associate Professor. His research interests include advanced electromagnetic scattering and radiation theory and applications, design of multi-band/broadband antennas and radar antennas, and optimization algorithms for electro-magnetic applications. He is a Life-Member of KIEES and a member of IEICE.



**YOUNGOO YANG** (Senior Member, IEEE) was born in Hamyang, South Korea, in 1969. He received the Ph.D. degree in electrical and electronic engineering from Pohang University of Science and Technology (Postech), Pohang, South Korea, in 2002. From 2002 to 2005, he was with Skyworks Solutions Inc., Newbury Park, CA, USA, where he designed power amplifiers for various cellular handsets. Since March 2005, he has been with the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently an Associate Professor. His research interests include power amplifier design, RF transmitters, RFIC design, integrated circuit design for RFID/USN systems, and modeling of high power amplifiers or devices.



**KANG-YOON LEE** (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2005, he was with GCT Semiconductor Inc., San Jose, CA, USA, where he was the Manager of the Analog Division and worked on the design of CMOS frequency synthesizer for CDMA/PCS/PDC and single-chip CMOS RF chip sets for W-CDMA, WLAN, and PHS. From 2005 to 2011, he was with the Department of Electronics Engineering, Konkuk University, as an Associate Professor. Since 2012, he has been with the College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently a Professor. His research interests include implementation of power integrated circuits, CMOS RF transceiver, analog integrated circuits, and analog/digital mixed-mode VLSI system design.

...