

Received August 31, 2021, accepted September 15, 2021, date of publication September 17, 2021, date of current version September 27, 2021. Digital Object Identifier 10.1109/ACCESS.2021.3113800

A 3rd/5th Order Active RC Chebyshev Analog **Baseband Low-Pass Filter With Reconfigurable Bandwidth and Gain**

YINGYING WANG^[D], **BIN WU**^[D], **AND HUIQUN HUANG**^[D] ¹School of Electronic, Electrical and Communication Engineering, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China ²University of Chinese Academy of Sciences, Beijing 100049, China

Corresponding author: Yingying Wang (wangyingying@ime.ac.cn)

ABSTRACT The design of 3rd/5th order active RC Chebyshev low-pass filter (LPF) with reconfigurable bandwidth and gain is based on 55 nm CMOS technology. The filter is integrated into draft IEEE 802.11ax concurrent dual band four antenna transceiver analog baseband circuit. Programmable capacitor bank of the filter is used to adjust bandwidth. The typical bandwidth of receiving filter is 10/20/40 MHz, and that of transmitting filter is 12/24/50 MHz. Adjust the gain ranging from -10 to 18 dB in passband by programmable resistor bank. The current consumption of typical bandwidth of receiving filter is 2.08 mA at a 1.5 V supply and has properties of 10 MHz bandwidth (BW), 36 dB gain, -62 dBm input signal, -39 dB third intermodulation distortion (IMD3), 17.1 nV/\sqrt{Hz} equivalent input noise (EIN). As for transmitting filter, the current consumption of typical bandwidth is 1.25 mA at a 1.5 V supply and has the properties of 10 MHz BW, -6 dB gain, 0 dBm input signal, -38 dB IMD3, 75 nV/ $\sqrt{\text{Hz}}$ EIN. Area of the whole filter is 0.08 mm^2 .

INDEX TERMS Active RC, analog baseband, low-pass filter.

I. INTRODUCTION

Wireless local area networks (WLAN) is the product of computer network and wireless communication technology. IEEE 802.11 protocol has been experienced a/b/g/n/ac/ax version and the rate of data throughput is getting higher and higher [1], [2]. The bandwidth of IEEE 802.11a/b/g system is 20 MHz whereas it can reach to 40 MHz in IEEE 802.11n by using high throughout and bandwidth can be 80 MHz or even 160 MHz in IEEE 802.11ac. The maximum bandwidth is 160 MHz in IEEE 802.11ax [3], and reconfigurable low-pass filter (LPF) has great importance in design of the direct-conversion or zero intermediate frequency (IF) receiver structures, with a cutoff frequency of 10/20/40/80 MHz required. The devices of 802.11ax are designed to operate in existing 2.4- and 5-GHz spectrums, requiring a dual-band transceiver. In the literatures and commercial products, two separate radio frequency (RF) transceiver channels are used different operating frequencies and integrated together to enable 2.4-/5-GHz dual band operation [4]–[9]. There are two major issues when the wideband

The associate editor coordinating the review of this manuscript and approving it for publication was Venkata Rajesh Pamula

LPF is designed. One is the selection of filter prototype, that is, Butterworth or Chebyshev. The other is selection Gm-C or active-RC.

As for selection of LPF prototype, filter rejection response and group delay response must be considered. Owing to the stringent adjacent channel rejection of IEEE 802.11 and rectangular spectra of orthogonal frequency division multiplexing (OFDM), the filters of Chebyshev are more suitable and require less orders than Butterworth. Since OFDM systems can tolerate a non-uniform group delay response, making Chebyshev filters more suitable [10].

Regarding the selection of Gm-C or active-RC, amplifier of Gm-C filter is open loop making it possible to obtain higher frequency easily and less power consumption, however the linearity performance is severely degraded. In the active-RC filter, amplifier is employed in closed-loop state, with good linearity, however capacitor and resistor element are vulnerable to influence of process, voltage and temperature, leading to the direct changes of frequency. IEEE 802.11ax requires high linearity to receiver, the active-RC filter has wide dynamic ranges and is suitable for WLAN since OFDM with 1024 quadrature amplitude modulation (QAM) [11]–[13] requires a high linearity.

Filter is one of the core module of transceiver with a Zero-IF, main function of transmitting IF filter is to filter out noise at sampling frequency of digital to analog converter (DAC) which is at least 2 times of the useful signal frequency. Therefore, transition band of transmitting IF can be slow, whereas filter of receiving IF needs to have strong frequency selectivity and transition band can be relative steep. So the order of transmitting filter is lower than that of receiving filter. Filter is designed in the way of configurable order, and high-order filter is used when receiving link is working whereas the low-order filter is employed when transmitting link is working, which can reduce power consumption, noise, and linearity of transmitting. In this way, receiving IF filter is multiplexed with transmitting IF filter, and the appropriate gain and low-pass cut-off frequency are configured according to signal size and bandwidth requirements, which can be great flexibility and cut down area of transmitting IF filter.

In 2006, Broadcom designed a transceiver architecture based on low-pass filter multiplexing by using Gm-OTA-C integrator. The receiving filter and transmitting filter are both fourth-order Chebyshev's leapfrog architecture, with an adjustable range of 2-15 MHz or 10-25 MHz [14]. In 2009, Samsung designed a transceiver structure based on IF low-pass filter multiplexing by using a 5th order Chebyshev Gm-C filter. The corresponding RX mode (SW1 and SW2 are on) and TX mode (SW3 and SW4 are on) can be adjusted by using different switches [15]. The first two are characterized by the same order of LPF, and linearity will be deteriorated by using Gm-C integrator. In 2014, M. He, et al. designed a transceiver structure based on IF low-pass filter multiplexing. The 5th order Chebyshev active RC biquad architecture is applied to RX/TX mode, supporting all IEEE 802.11a/b/g/n/ac and public safety standards [4]. It is characterized by the same filter order. In our design, Chebyshev active RC leapfrog architecture with different orders is adopted so that the order can be reconstructed and have good linearity when meeting design specifications.

In this paper, the design of 3rd/5th order active RC Chebyshev LPF is based on 55 nm CMOS technology. The designed filter consists of fully differential operational amplifier, programmable capacitor bank and programmable resistor bank. The bandwidth and gain can be reconfigurable and adjustable independently. The mode can be reconfigurable, that is, transceiver multiplexing, reducing the power consumption, noise, linearity, and area of transmitting filter itself. With Cadence software and Spectre simulator, post layout simulation results verify performance of the design.

II. ARCHITECTURE

A. RX/TX

Filter is one of the core module of transceiver with a Zero-If. The block diagram of RX/TX is shown in Fig. 1. In receiver with zero IF architecture, input signal of analog-to-digital converter during normal operation is 0 dBm, and dynamic range from antenna to baseband is 0-74 dB. Most of gain is provided by IF circuit. In this design, low noise amplifier



FIGURE 1. The block diagram of RX/TX.

provides a gain dynamic range of 0-24 dB, while gain dynamic range of receiving mixer is 0-14 dB. In addition, receiving IF and transmitting filter provide a gain dynamic range of 0-36 dB and 0-18 dB, respectively. Due to output signal power of digital to analog converter is relatively large, which is about 0 dBm. IF transmitter provides a gain dynamic range from -9 to 3.5 dB, while the gain dynamic range of transmitting filter is from -10 to 2 dB.

B. LPF

The RLC ladder filter synthesis method is adopted in this design. For example, the 5th order low pass filter is obtained from RLC ladder prototype, as shown in Fig. 2. In a 55 nm CMOS process, the error of ploy resistance and metal capacitance with change of temperature and process is about $\pm 20\%$. Compared with cascade filter, the ladder filter synthesis method is less sensitive to component mismatch and more suitable for high-precision filter.



FIGURE 2. The 5th order low pass filter RLC ladder prototype.

The RLC ladder filter synthesis method is to transform node voltage current relationship of passive filter into leapfrog structure, and then to active filter by integrator and adder. The filter of this architecture is easy to implement, and frequency characteristic is relatively fixed even when element value is changed.

III. CIRCUIT DESIGN

A. OPERATIONAL AMPLIFIER

The two-stage fully differential operational amplifier and Miller compensation capacitor technology are used for filter which is shown in Fig. 3. In order to reduce interference of substrate to input small signal, PMOS is used as input different pair transistor. To improving phase margin and stability

VOLUME 9, 2021



FIGURE 3. The 2-stage Miller operational amplifier.

of two-stage operational amplifier, Miller compensation technology is used to move dominant poles to lower frequency and non-dominant poles to higher frequency to achieve pole splitting. However, right-half-plan zero is introduced to produce a -90° phase shift when Miller capacitors are used. Therefore, the compensation capacitor must be directional in order to eliminate positive zero, that is, transistors are connected in series (as shown in NM1 and NM2) to cut off feedforward path. The fully differential architecture can be used to suppress noise, signal of common-mode, the second and even higher-order harmonics. In this paper, open-loop DC gain and unity-gain frequency are 66.57 dB and 1.11 GHz, respectively. Operation amplifier dissipates 0.437 mA.

B. MODE RECONFIGURATION

Filter is designed in the way of order configurable. First, order number of receiving/transmitting filter is determined. For example, order number of receiving filter is determined according to the out of band attenuation index. $f_1 = 19.7$ MHz, $f_s = 40$ MHz, $A_{max} = 3$ dB, $A_{min} = 50$ dB, then $x = \sqrt{\frac{10^{0.14}\text{min} - 1}{10^{0.14}\text{max} - 1}} \approx 316.98$, $y = \frac{f_s}{f_1} = \frac{40}{19.7}$,

 $n = \frac{\ln(x+\sqrt{x^2-1})}{\ln(y+\sqrt{y^2-1})} \approx 3.94$, the filter order should $f_1 = 19.7$ MHz be 4 at least. Considering R and C change with temperature and process, the 5th order filter can meet design requirements. Similarly, the design of transmitting filter order is the same. $f_1 = 40$ MHz, $f_s = 80$ MHz, $A_{max} = 12$ dB, $A_{min} = 30$ dB, then $x = \sqrt{\frac{10^{0.14}\text{min}-1}{10^{0.14}\text{max}-1}} \approx 8.2$, $y = \frac{f_s}{f_1} = \frac{80}{40}$, $n = \frac{\ln(x+\sqrt{x^2-1})}{\ln(y+\sqrt{y^2-1})} \approx 2.12$, the filter order should be 3 at least. Therefore, high order filter is used when receiving link is working, and low order filter is used when transmitting link is working. The order determination of filter is summarized from Table 1.

Next, taking the structure design of 5th order filter as an example, leapfrog structure is carried out. The passive circuit model of filter is shown in Fig. 2. The normalized parameters are obtained by looking up the table: Rs = 1, L1 = 1.14681, $C_2 = 1.37121$, L3 = 1.975, C4 = 1.37121, L5 = 1.14681, RL = 1.

The circuit model transforms passive circuit into active circuit, and relationship between voltage and current is shown in Fig. 4.

TABLE 1. The order determination of filter.

Parameter	Receiving filter	Transmitting filter
Passband frequency f ₁ (MHz)	19.7	40
Stopband frequency f _s (MHz)	40	80
Maximum passband ripple A _{max} (dB)	3	12
Minimum stopband rejection A _{min} (dB)	50	30
Calculated order	3.94	2.12
Actual order	5	3



FIGURE 4. The relationship between voltage and current.

The following formula can be got by using Kirchhoff's law,

$$V_1 = V_0 - V_2, V_3 = V_2 - V_4, I_2 = I_1 - I_3, I_4 = I_3 - I_5,$$
(1)

so

$$I_{1} = \frac{V_{1}}{sL_{1} + R_{s}}, I_{3} = \frac{V_{3}}{sL_{3}}, I_{5} = \frac{V_{4}}{sL_{5} + R_{L}},$$
$$V_{2} = \frac{I_{2}}{sC_{2}}, V_{4} = \frac{I_{4}}{sC_{4}},$$
(2)

then

$$I_1 = Y_1(V_0 - V_2), I_3 = Y_3(V_2 - V_4), I_5 = Y_5V_4,$$

$$V_2 = Z_2(I_1 - I_3), V_4 = Z_4(I_3 - I_5).$$
(3)

The following formula can be got by converting relationship of voltage and current into voltage and voltage,

$$R_{p}I_{1} = R_{p}Y_{1}(V_{0} - V_{2}) \text{ or } v_{I1} = t_{Y1}(v_{0} - v_{2}),$$

$$V_{2} = \frac{Z_{2}}{R_{p}}(R_{p}I_{1} - R_{p}I_{3}) \text{ or } v_{2} = t_{Z2}(v_{I1} - v_{I3}),$$

$$R_{p}I_{3} = R_{p}Y_{3}(V_{2} - V_{4}) \text{ or } v_{I3} = t_{Y3}(v_{2} - v_{4}),$$

$$V_{4} = \frac{Z_{4}}{R_{p}}(R_{p}I_{3} - R_{p}I_{5}) \text{ or } v_{4} = t_{Z4}(v_{I3} - v_{I5}),$$

$$R_{p}I_{5} = R_{p}Y_{5}V_{4} \text{ or } v_{I5} = t_{Y5}v_{4},$$
(4)

With

$$Y_{1} = \frac{1}{sL_{1} + R_{s}}, Z_{2} = \frac{1}{sC_{2}}, Y_{3} = \frac{1}{sL_{3}},$$

$$Z_{4} = \frac{1}{sC_{4}}, Y_{5} = \frac{1}{sL_{5} + R_{L}}.$$
 (5)



FIGURE 5. The equivalent structure of leapfrog.



FIGURE 6. The structure diagram of signal ended circuit.

The following formula can be got by transforming relation of difference into sum,

$$-v_{I1} = -t_{Y1}[v_0 + (-v_2)], -v_2 = t_{Z2}[(-v_{I1}) + v_{I3}],$$

$$v_{I3} = -t_{Y3}[(-v_2) + v_4], v_4 = t_{Z4}[v_{I3} + (-v_{I5})],$$

$$-v_{I5} = -t_{Y5}v_4.$$
(6)

It is transformed into a structure by using (6), as shown in Fig. 5, with

$$t_{Y1} = R_p Y_1 = \frac{1}{\frac{sL_1}{R_p} + \frac{R_s}{R_p}} = \frac{1}{s\tau_1 + q_s}$$

$$t_{Z2} = \frac{Z_2}{R_p} = \frac{1}{sC_2R_p} = \frac{1}{s\tau_2}$$

$$t_{Y3} = R_p Y_3 = \frac{R_p}{sL_3} = \frac{1}{s\tau_3}$$

$$t_{Z4} = \frac{Z_4}{R_p} = \frac{1}{sC_4R_p} = \frac{1}{s\tau_4}$$

$$t_{Y5} = R_p Y_5 = \frac{R_p}{sL_5 + R_L} = \frac{1}{s\tau_5 + q_L},$$
(7)

Two lossy integrators and three lossless integrators are required by using (7), so

$$-v_{I1} = -t_{Y1}[v_0 + (-v_2)] = -\frac{1}{\frac{sL_1}{R_p} + \frac{R_s}{R_p}}[v_0 + (-v_2)]$$

$$= -\frac{v_0 + (-v_2)}{s\tau_1 + q_s}$$

$$-v_2 = t_{Z2}[(-v_{I1}) + v_{I3}] = -\frac{1}{sC_2R_p}[v_{I1} + (-v_{I3})]$$

$$= -\frac{v_{I1} + (-v_{I3})}{s\tau_2}$$

$$v_{I3} = -t_{Y3}[(-v_2) + v_4] = -\frac{R_p}{sL_3}[(-v_2) + v_4]$$

$$= -\frac{1}{s\tau_3}[(-v_2) + v_4]$$

VOLUME 9, 2021

129322



FIGURE 7. The fully differential structure of final 3rd/5th order configurable filter.

$$v_{4} = t_{Z4}[v_{I3} + (-v_{I5})] = \frac{1}{sC_{4}R_{p}}[v_{I3} + (-v_{I5})]$$

= $\frac{1}{s\tau_{4}}[v_{I3} + (-v_{I5})]$
 $-v_{I5} = -t_{Y5}v_{4} = -\frac{R_{p}}{sL_{5} + R_{L}}v_{4} = -\frac{1}{s\tau_{5} + q_{L}}v_{4}.$ (8)

According to (8), the functional structure diagram of Fig. 5 is transformed into Single-ended circuit structure diagram, as shown in Fig. 6.

According The following formula can be got by substituting normalized parameters into (7),

$$t_{Y1} = \frac{1}{\frac{sL_1}{R_p} + \frac{R_s}{R_p}} = \frac{1}{\frac{s1.14681}{R_p} + \frac{1}{R_p}}$$

$$t_{Z2} = \frac{1}{sC_2R_p} = \frac{1}{s1.37121R_p}$$

$$t_{Y3} = \frac{R_p}{sL_3} = \frac{R_p}{s1.975}$$

$$t_{Z4} = \frac{1}{sC_4R_p} = \frac{1}{s1.37121R_p}$$

$$t_{Y5} = \frac{R_p}{sL_5} = \frac{R_p}{s1.14681 + 1}.$$
(9)

Design of resistance and capacitance parameters is as shown below, the first integrator coefficient is defined by comparing the coefficients of integrators, $-v_{I1} = -[v_0 + (-v_2)]/(\frac{s1.14681}{R_p} + \frac{1}{R_p}), V_o = -\frac{1}{sCR_{1a}+G_{1F}R_{1a}}(\frac{R_{1a}}{R_{11}}V_1 + \frac{R_{1a}}{R_{12}}V_2),$ so $CR_{1a} = \frac{1.14681}{R_p}\frac{R_s}{\omega_c}, \frac{R_s}{R_p} = \frac{R_{1a}}{R_{1F}}, R_{1a} = R_{11} = R_{12}$, then $R_{1F}C = \frac{1.14681}{\omega_c}$. Among the value is set for C = 1.2pF, $\omega_c = 2\pi * 8.9MHz, R_s = 4$ Kohms, then $R_{1a}R_p =$ 68.36Mohms². In the same way, $R_{2a} = 5.108R_p, R_{3a}R_p =$ 117.727Mohms², $R_{4a} = 5.108R_p, R_{5a}R_p = 68.36Mohms^2$. Among the value is set for $R_p = 4$ Kohms, then



FIGURE 8. The capacitor bank used for bandwidth reconfiguration.



FIGURE 9. The resistor bank used for gain reconfiguration.

 $R_{1a} = 17.09$ Kohms, $R_{2a} = 20.432$ Kohms, $R_{3a} = 29.432$ Kohms, $R_{4a} = 20.432$ Kohms, $R_{5a} = 17.09$ Kohms.

Similarly, after circuit design of leapfrog structure, resistance and capacitance parameters of the third-order passive filter are designed as follows, $R_p = 4$ Kohms, then $R_{1a} = 17.09$ Kohms, $R_{2a} = 19.008$ Kohms, $R_{3a} = 17.09$ Kohms.

Finally, the third and the fifth order filters are multiplexed. In order to make filter switch between them and further reduce the complexity of circuit implementation, this design is used $R_s = R_L = R_P = 4$ Kohms, and feedback resistance of filter is adopted the same value $R_F = 17.09$ Kohms.



FIGURE 10. The filter layout.



FIGURE 11. Simulated frequency response: a) receiving filter b) transmitting filter.

The fully differential structure of final 3rd/5th order configurable filter is shown in Fig. 7.



FIGURE 12. Simulated gain characteristics: a) receiving filter b) transmitting filter.

C. BANDWIDTH RECONFIGURATION

In derivation of 5th filter mentioned above, capacitance value remains constant, whereas resistance value varies according to the same adder or reverse adder. Therefore, the cut-off frequency of filter is inversely proportional to capacitance, that is $f_o \propto \frac{1}{C}$, then cut-off frequency of filter can be changed only by controlling whether capacitance is doubled or not, without modifying value of resistance.

The capacitor bank used for bandwidth reconfiguration is shown in Fig. 8. The number of C in connection circuit is used to select filter BW whereas C is shown in circle.

The decoding method of thermometer code and binary code is adopted in capacitor bank. The characteristic of thermometer code is that capacitance values need to be reused as much as possible during continuous adjustment, reducing burr in capacitance calibration process. The characteristic of binary code is that value of capacitance is equal to weight of corresponding control code, which is convenient to adjust capacitance value flexibly. Considering advantages of



FIGURE 13. Simulated group delay characteristics: a) receiving filter b) transmitting filter.

each coding method, high bit thermometer coding and low bit binary coding of control code are adopted. The typical cut-off frequency of receiving filter controlled by capacitor bank is 10/20/40 MHz, and that of transmitting filter is 12/24/50 MHz.

D. GAIN RECONFIGURATION

In order to control bandwidth and gain independently, the values of input resistor bank (R1 and R7) are adjusted to achieve corresponding gain. The gain of receiving filter is 0-18 dB, and each step is 6 dB. The gain of transmitting filter is -10 to 2 dB, and each step is 2 dB. Both receiving filter and transmitting filter adopt the same resistor bank design method. The resistor bank used for gain reconfiguration as shown in Fig. 9.

The switch is composed of transmission gate, which gate size is large enough to make parasitic resistance negligible. The output of one-hot resistor bank is connected to virtual ground terminal of active filter. Then half of parasitic capacitance on transmission gate switch is grounded, which



FIGURE 14. Frequency characteristic for different values of tempera-ture: a) receiving filter b) transmitting filter.

TABLE 2. The key specifications of receiving filter.

Parameter	This work	
Technology	55 nm CMOS	
Filter Type	Active RC Chebyshev	
Filter Order	5	
Supply Voltage (V)	1.5	
Current @1.5V (mA)	2.08	
Typical receiving filter BW (MHz)	10/20/40	
Pass-band gain (dB)	0.7-18.18	
Pass-band ripple (dB)	< 0.5	
Stop band rejection @20/40/80 MHz offset for 10/20/40 MHz the receiving filter (dB)	17.3/18.4/16	
Rx_IMD3 (dB) @Gain: 36 dB, Vin: -62 dBm, BW: 10 MHz	-39	
Area (mm ²)	0.08	
Settling Time (ns)	< 200	

reduces parasitic capacitance effect and optimizes frequency response.

TABLE 3. The key specifications of transmitting filter.

Parameter	This work	
Technology	55 nm CMOS	
Filter Type	Active RC Chebyshev	
Filter Order	3	
Supply Voltage (V)	1.5	
Current @1.5V (mA)	1.25	
Typical receiving filter BW (MHz)	12/24/50	
Pass-band gain (dB)	-9.7 to 2.73	
Pass-band ripple (dB)	< 0.5	
Stop band rejection @20/40/80 MHz offset for 10/20/40 MHz the transmitting filter (dB)	19.8/18.6/14.8	
Tx_IMD3 (dB) @Gain: -6 dB, Vin: 0 dBm, BW: 10 MHz	-38	
Area (mm ²)	0.048	
Settling Time (ns)	< 200	

Considering resistance value, linearity, temperature coefficient, area and parasitic capacitance effect, the un-doped and non-silicified polysilicon resistance is superior to the other kinds of resistance. In order to accurately control proportional relationship between resistances, all resistances are composed of standard unit resistance in series or in parallel.

IV. SIMULATION RESULTS

The design of our filter is implemented in a 55 nm CMOS process, and the filter layout is shown in Fig. 10. The receiving filter is fifth order. Five operational amplifiers, upper and lower capacitors for all, and corresponding resistance bank are used. While the transmitting filter is third order, last three operational amplifiers, corresponding upper and

TABLE 4.	Comparison	with similar	receiving	filters.
----------	------------	--------------	-----------	----------



FIGURE 15. Simulated time domain response: a) receiving filter b) transmitting filter.

lower capacitors are multiplexed. The area of receiving filter is $302 \ \mu m*263 \ \mu m$, which is about 0.08 mm². The area of transmitting filter is 181 $\ \mu m*263 \ \mu m$, which is about

Parameter	[16] 2008	[17] 2009	[18] 2014	[19] 2019	[20] 2020	This work*
Technology	0.13 um	0.13 um	0.18 um	0.18 um	0.13 um	55 nm
Architecture	Active RC	Active RC	SC	Active RC	Active RC	Active RC
Order	5	1/3/5	5	5	4	5
Туре	Butterworth /Chebyshev /Elliptic	Chebyshev /Inverse Chebyshev	Elliptic	Chebychev	Butterworth	Chebyshev
-3 dB BW (MHz)	10/20/40	1-20	10.2	5/10/20/40	20/40/80/160	6-67
Pass-band gain (dB)	-6/0/6	0	0	12	66.56/66.90/66.33/65.72	0.7-18.18
Supply (V)	1.2	1	1.8	1.8	0.6	1.5
Current (mA)	11	0.6-1.5	10	3.8/4/5/5.2/6.04	9.27/17.7/26.07/39.62	2.08
Power (mW)	13.2	0.6-1.5	18	6.84/7.2/9/9.36/10.872	5.56/10.6/15.64/23.77	3.12
Pass-band ripple (dB)	/	/	< 0.5	< 1	/	< 0.5
SFDR (dB)	/	71.4	47	105.4	66.55/60.7/61.83/50.7	48
EIN (nV/ √ Hz)	/	85/52	/	18	54.34/44.59/40.14/41.11	17.1
Area (mm ²)	0.6	1.53	0.412**	0.4921	0.236	0.08

*represents post simulation results.

** includes measured pads.

0.048 mm². After multiplexing of transmitting filter, overall layout area is reduced by about 37.5% compared with conventional circuit layout without multiplexing.

The result of post layout simulated frequency response is depicted in Fig. 11. Typical bandwidth of receiving filter is 10/20/40 MHz, and transmitting filter is 12/24/50 MHz. The simulated gain characteristics is shown in Fig. 12. The gain of receiving filter is 0.7-18.18 dB, and step is about 6 dB. The gain of transmitting filter is -9.7 to 2.73 dB, and step is about 2 dB. The simulated group delay characteristics that ideal filter has been compared with actual filter built with PDK is proven in Fig. 13. When cut-off frequency is 10 MHz and gain is 0 dB, the group delay fluctuation of receiving filter is 30.7 ns, and that of transmitting filter is 9.5 ns with PDK. Within useful signal frequency, group delay fluctuation produced by ideal filter and actual filter is not obvious, but there is a significant difference outside band. The frequency response under different temperature corners that is -25 °C, 0 °C, 55 °C, 85 °C, 105 °C and 125 °C, is shown in Fig. 14 and this result proves satisfactory low sensitivity to temperature variations. The simulated output voltage sinusoidal signal in time-domain for filter is depicted in Fig. 15. In this simulation, sine waves input voltage of receiving filter with -62 dBm, frequency is 6 MHz, gain is 18 dB, and transmitting filter is 0 dBm, frequency is 6 MHz, gain is 0 dB. The setting time of both is less than 200 ns, to ensure stable gain required after gain switching.

The key specifications of receiving filter and transmitting filter are summarized as shown Table 2 and Table 3, respectively.

V. COMPARISON TABLE

Comparing some key specifications of designed receiving filter with published state of art similar designs, results are shown in Table 4. By comparison, it is found that the proposed receiving filter has low power consumption (3.12 mW), small area (0.08 mm²), relatively wide cut-off frequency (6-67 MHz), and certain advantages equivalent input noise (17.1 nV/ \sqrt{Hz}).

VI. CONCLUSION

In this work, the design of 3rd/5th order active RC Chebyshev LPF is presented. Also, bandwidth and gain can be reconfigurable and adjustable independently by programmable capacitor bank and programmable resistor bank. Moreover, by compared with the characteristics of some previous filters, it is found that proposed receiving filter has some advantages, such as low power consumption, small area, and relatively wide cut-off frequency. The filter is integrated into draft IEEE 802.11ax concurrent dual band four antenna transceiver analog baseband circuit.

REFERENCES

 B. Liu, X. Yi, K. Yang, Z. Liang, G. Feng, P. Choi, C. C. Boon, and C. Li, "A carrier aggregation transmitter front end for 5-GHz WLAN 802.11ax application in 40-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 1, pp. 264–276, Jan. 2020.

- [3] A. F. Rochim, B. Harijadi, Y. P. Purbanugraha, S. Fuad, and K. A. Nugroho, "Performance comparison of wireless protocol IEEE 802.11ax vs 802.11ac," in *Proc. Int. Conf. Smart Technol. Appl. (ICoSTA)*, Feb. 2020, pp. 1–5.
- [4] M. He, R. Winoto, X. Gao, W. Loeb, D. Signoff, W. Lau, Y. Lu, D. Cui, K.-S. Lee, S.-W. Tam, P. Godoy, Y. Chen, S. Joo, C. Hu, A. A. Paramanandam, X. Wang, C.-H. Lin, and L. Lin, "20.5 A 40nm dual-band 3-stream 802.11a/b/g/n/AC MIMO WLAN SoC with 1.1Gb/s over-the-air throughput," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 350–351.
- [5] Y.-H. Chung, C.-H. Liao, C.-W. Lin, Y.-S. Shih, C.-F. Li, M.-H. Hung, M.-C. Liu, P.-A. Wu, J.-L. Hsu, M.-Y. Hsu, S.-H. Chen, P.-Y. Chang, C.-H. Chen, Y.-H. Chang, J.-Y. Chen, T.-Y. Chang, and G. Chien, "A dualband 802.11abgn/AC transceiver with integrated PA and T/R switch in a digital noise controlled SoC," in *Proc. IEEE Custom Integr. Circuits Conf.* (*CICC*), Sep. 2015, pp. 1–8.
- [6] S.-W. Tam, Y. Lu, M. Nick, Y. Zhao, A. Wong, R. Winoto, and L. Lin, "A dual band (2G/5G) IEEE 802.11b/g/n/AC 80MHz bandwidth AMAM envelope feedback power amplifier with digital pre-distortion," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, May 2015, pp. 123–126.
- [7] T.-M. Chen, Y. Lu, P.-N. Chen, Y.-H. Chang, M.-C. Liu, P.-Y. Chang, C.-J. Liang, Y.-C. Chen, H.-L. Lu, J.-Y. Ding, C.-C. Wang, Y.-L. Hsueh, J.-C. Tsai, M.-S. Hsu, Y.-H. Chung, and G. Chien, "7.1 An 802.11ac dual-band reconfigurable transceiver supporting up to four VHT80 spatial streams with 116fsrms-jitter frequency synthesizer and integrated LNA/PA delivering 256QAM 19dBm per stream achieving 1.733Gb/s PHY rate," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 126–127.
- [8] S. T. Yan, L. Ye, H. Wu, R. Kulkarni, E. Myers, H. C. Shih, S. Saberi, D. Kadia, D. Ozis, L. Zhou, and E. Middleton, "An 802.11a/b/g/n/ac WLAN transceiver for 2×2 MIMO and simultaneous dual-band operation with +29 dBm Psat integrated power amplifiers," *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1798–1813, Jun. 2017.
- [9] S. Kawai, H. Aoyama, R. Ito, Y. Shimizu, M. Ashida, A. Maki, T. Takeuchi, H. Kobayashi, G. Urakawa, H. Hoshino, and S. Saigusa, "An 802.11ax 4×4 spectrum-efficient WLAN AP transceiver SoC supporting 1024 QAM with frequency-dependent IQ calibration and integrated interference analyzer," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. Oct. 2018, pp. 442–444.
- [10] S. Kousai, M. Hamada, R. Ito, and T. Itakura, "A 19.7 MHz, fifth-order active-RC Chebyshev LPF for draft IEEE802.11n with automatic qualityfactor tuning scheme," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2326–2337, Nov. 2007.
- [11] B. Liu, X. Quan, C. C. Boon, D. Khanna, P. Choi, and X. Yi, "Reconfigurable 2.4-/5-GHz dual-band transmitter front-end supporting 1024-QAM for WLAN 802.11ax application in 40-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 9, pp. 4018–4030, Sep. 2020.
- [12] Z. Machrouh and A. Najid, "High efficiency WLANs IEEE 802.11ax performance evaluation," in *Proc. Int. Conf. Control, Autom. Diagnosis* (*ICCAD*), Mar. 2018, pp. 1–5.
- [13] Y. Zhang, A. Doshi, R. Liston, W.-T. Tan, X. Zhu, J. G. Andrews, and R. W. Heath, "DeepWiPHY: Deep learning-based receiver design and dataset for IEEE 802.11ax systems," *IEEE Trans. Wireless Commun.*, vol. 20, no. 3, pp. 1596–1611, Mar. 2021.
- [14] I. Vassiliou, K. Vavelidis, N. Haralabidis, S. Kavadias, S. Bouras, G. Kamoulakos, C. Kapnistis, Y. Kokolakis, A. Kyranas, E. Metaxakis, and S. Plevridis, "A dual-band 4.9-5.95 GHz, 2.3-2.5 GHz, 0.18 μm CMOS transceiver for 802.11a/b/g-802.16 d/e," *Proc. IEEE Radio Wireless Symp.*, San Diego, CA, USA, Oct. 2006, pp. 31–34.
- [15] S. G. Park, "A RF CMOS base-band analog circuit for IEEE 802.11a/b/g/n WLAN transceiver," in *Proc. Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Rome, Italy, Sep. 2009, pp. 254–257.
- [16] Y. Choi, S. Yu, K. Jang, J. Choi, J. Park, W. Jeong, and J. Choi, "An active-RC filter with variable bandwidth and channelselectivity characteristics," in *Proc. Int. SoC Design Conf.*, Nov. 2008, pp. I-13–I-16.
- [17] H. Amir-Aslanzadeh, E. J. Pankratz, and E. Sanchez-Sinencio, "A 1-V +31 dBm IIP3, reconfigurable, continuously tunable, power-adjustable active-RC LPF," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 495–508, Feb. 2009.

IEEE Access[•]

- [18] J.-F. Huang, J.-Y. Wen, and Y.-J. Lin, "Chip design of a 10-MHz switched capacitor low-pass filter for wireless application," in *Proc.* 6th Int. Conf. Wireless Commun. Signal Process. (WCSP), Oct. 2014, pp. 1–5.
- [19] S. Delshadpour, "A 5/10/20/40 MHz 5th order active-RC Chebychev LPF for 802.11abg IF receiver in 0.18 μm CMOS technology," in *Proc. IEEE 20th Wireless Microw. Technol. Conf. (WAMICON)*, Apr. 2019, pp. 1–4.
- [20] F. Lavalle-Aviles and E. Sánchez-Sinencio, "A 0.6-V power-efficient active-RC analog low-pass filter with cutoff frequency selection," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 8, pp. 1757–1769, May 2020.



BIN WU received the M.Sc. degree in electronics from Chongqing University, Chongqing, China, in 2002, and the Ph.D. degree in electronics from the Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China, in 2011. His current research interests include the areas of wireless communication systems and VLSI design.



YINGYING WANG was born in China, in 1991. She received the B.S. degree in electronics from Hebei University of Technology, Hebei, China, in 2016. She is currently pursuing the Ph.D. degree with the Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China. Her research interest includes the design of the analog baseband.



HUIQUN HUANG received the B.S. degree in electronics from Peking University, Beijing, China, in 2014. His current research interests include the areas of analog integrated circuits design and RF integrated circuits design.

...