

Received June 11, 2021, accepted June 28, 2021, date of publication June 30, 2021, date of current version July 14, 2021. *Digital Object Identifier* 10.1109/ACCESS.2021.3093826

# A Cross Connected Asymmetrical Switched-Capacitor Multilevel Inverter

# MD. REYAZ HUSSAN<sup>®1</sup>, ADIL SARWAR<sup>®1</sup>, (Senior Member, IEEE), MARIF DAULA SIDDIQUE<sup>®2</sup>, (Member, IEEE), ATIF IQBAL<sup>®2</sup>, (Senior Member, IEEE), AND BASEM ALAMRI<sup>®3</sup>, (Member, IEEE)

<sup>1</sup>Department of Electrical Engineering, ZHCET, Aligarh Muslim University (AMU), Aligarh, Uttar Pradesh 202002, India

<sup>2</sup>Department of Electrical Engineering, Qatar University, Doha, Qatar

<sup>3</sup>Department of Electrical Engineering, College of Engineering, Taif University, Taif 21944, Saudi Arabia

Corresponding author: Md. Reyaz Hussan (md.reyazhussan@zhcet.ac.in)

This work was supported in part by the Taif University Researchers Supporting Project, Taif University, Taif, Saudi Arabia, under Project TURSP-2020/278, and in part by the Non-Conventional Energy (NCE) Laboratory, Department of Electrical Engineering, Aligarh Muslim University, India.

**ABSTRACT** A Switched-Capacitor Multilevel Inverter (SCMLI) topology is proposed here, which can generate up to fifteen levels with one unit and can be extended further for getting higher levels. The proposed SCMLI has a lesser number of switching devices with respect to other recently proposed structures presented in this paper. It also has the capacitor self-balancing property. Power loss analysis has also been done using PLECS software. Maximum efficiency of 96.33 % has been achieved. A generalized comparative study has also been carried out with the newly presented topologies in different research articles considering several parameters. In order to validate the structure presented in this paper, simulation is done in Matlab<sup>®</sup> 2018a, and the simulation results obtained are verified using an experimental prototype.

**INDEX TERMS** Level-shifted PWM, switched-capacitor MLI, total harmonic distortion, multilevel inverter, self- voltage balancing.

#### I. INTRODUCTION

Inverters play a very crucial role in various industrial applications. Enhanced power quality requirements in various industrial applications have led to the manifold increment in the research field of multilevel inverters, as conventional inverters have limitations in fulfilling these requirements. Multilevel inverters have superior output quality with respect to the conventional inverters, such as more sinusoidal-like output voltage, low total harmonic distortion (THD), low voltage and dv/dt stress, lesser power loss, minimized electromagnetic interference on output waveforms, the capability of handling higher power levels, etc. [1], [2]. MLIs have these qualities due to the fact that they have the potential to produce a staircase output waveform [3]. On the other hand, conventional MLIs require a higher component count

The associate editor coordinating the review of this manuscript and approving it for publication was Ahmad Elkhateb<sup>(D)</sup>.

to obtain more output levels, suffer from capacitor voltage balancing problems, and the absence of self-voltage boosting capability [4].

Different reduced device count MLIs have been presented in the literature [5]–[10] to remove the shortcoming of higher component requirements in conventional MLIs. However, these MLIs lack a boosting feature to get a desired output voltage level. To remove the problem of capacitor voltage unbalance in conventional MLIs, some complex control algorithms have been developed, or auxiliary circuits having multi-output boost converter have been added to the inverter structure [11]–[14]. These capacitor voltage balancing methods result in the increment of weight, complexity, and overall cost of the inverter. To mitigate the problems mentioned above in conventional MLIs and reduced device count MLIs, SCMLIs have come into the picture. Capacitors act as alternate DC voltage sources in SCMLIs. These MLIs utilize the charging and discharging of the capacitors in order to produce near the sinusoidal output. Additionally, SCMLIs do not have any complex control logic or auxiliary circuits for balancing the capacitor voltages.

Lately, a good number of novel SCMLIs have come into the picture. Papers presented in [15]-[17] have topologies with an H- bridge inverter at the end connected in series with the switched capacitors. Self-voltage balancing, voltage gain, and only one DC source are the merits of these topologies over the conventional MLIs. Nevertheless, these topologies have more capacitors and higher active switch count, which lead to large size, overall high cost, and increased complexity. An SCMLI structure has a cascaded connection of a boost converter, and a two-level inverter is proposed in [18]. The inverter is used to generate polarity, and the boost converter generates the multilevel step voltage. An SCMLI topology which is having an SC- frontend and backend as H-bridge, is presented in [19]. Higher output levels are produced using the SC-frontend. In [20], a nine-level inverter has been proposed having ten switches compared to the one proposed in [21] with twelve switches and the one in [22] with eleven switches for the same level. All three proposed topologies have the advantage of voltage gain and capacitor voltage balancing ability. A new SC-topology having cross-connected switches is proposed in [23]. The topology configuration is such that the leakage current is eliminated, but it uses a higher number of components for higher levels. A seven-level SCMLI with a gain of 1.5 and capacitor voltage balancing ability has been proposed in [24], which uses only one DC source. Shiva et al. [25] have proposed a nine-level single-source SCMLI structure with self-voltage balancing, boosting capability, and low switch stress. A novel asymmetrical SCMLI has been proposed in [26], where voltage gain of 2 is achieved, and comparative analysis show improvement in different components like the number of dc supply, voltage gain, etc. A new inverter having switched series-parallel asymmetric sources has been proposed in [27]. Power losses are reduced using a unique combination of the basic unit, and its comparison is also shown graphically. A new type of SCMLI with a quasi-resonant inductor which is connected in series with the capacitor charging loop to suppress the current spikes, has been proposed in [28]. An improvement on the previous structures by eliminating the bidirectional switches using an appropriate positioning of the DC supply is proposed in [29].

This paper proposes a new cross-connected asymmetrical SCMLI topology with a low voltage power switch for a single-phase system. This topology has the merit of a lesser component requirement. The proposed topology comprises two DC voltage sources, two diodes, one bidirectional switch, eight unidirectional switches, and two capacitors and can generate up to fifteen voltage levels per unit, which can also be extended to higher levels. The capacitor voltage balancing problem is not there as the charge balance is maintained over the full cycle. The performance of the proposed topology is verified by comparing DC supply count, number of switches, and switch stress with several other topologies.

#### **II. THE PROPOSED 15 LEVEL INVERTER**

This section discusses the structure of the proposed 15 level inverter, its working principle, and its extension for higher levels.



FIGURE 1. Proposed fifteen-level SCMLI topology.

# A. CIRCUIT CONFIGURATION

The proposed structure has been shown in Fig. 1. It has two asymmetrical DC supplies (V<sub>1</sub> and 2V<sub>2</sub>), two diodes (D<sub>1</sub> and D<sub>2</sub>), two capacitors (C<sub>1</sub> and C<sub>2</sub>), one bidirectional (S<sub>9\_A</sub>, S<sub>9\_B</sub>), and eight unidirectional (S<sub>1</sub>-S<sub>8</sub>) switches. This structure is able to generate 15 levels at the output. The switch pairs (S<sub>1</sub>, S<sub>2</sub>), (S<sub>3</sub>, S<sub>5</sub>), (S<sub>3</sub>, S<sub>6</sub>), (S<sub>4</sub>, S<sub>5</sub>), (S<sub>4</sub>, S<sub>6</sub>), and (S<sub>7</sub>, S<sub>8</sub>) should not have simultaneous ON states so that short-circuiting of the DC voltage sources V<sub>1</sub> and 2V<sub>2</sub> does not occur. The bidirectional switch is at the capacitor's midpoint, which clamps their voltage to V<sub>2</sub> and taps any of the capacitor voltage to the load.

# B. DESCRIPTION AND WORKING OF THE PROPOSED SCMLI TOPOLOGY

All the 15 switching states of the inverter are shown in Fig. 2 and Table 1. The red-marked loops in the figure are the conductive paths. '0' and '1' denote that the corresponding switch is turned OFF and turned ON, respectively. Charged capacitors in the respective switching states are also given in the table. Here, the DC voltage sources are related to each other according to the following equation:

$$V_2 = \frac{1}{5} V_1 = V_{dc} \tag{1}$$

All the fifteen levels can be realized easily by looking at the switching table and its corresponding switching diagram. For instance, to generate the third level i:  $eV_O = 3V$ , switches  $S_2$ ,  $S_3$ , and  $S_8$  have to be turned ON simultaneously, as shown in Fig. 2.  $C_1$  and  $C_2$  are charged to  $V_{dc}$  through the DC voltage source '2V<sub>2</sub>'. Capacitor voltage balancing in the basic unit can be understood by visualizing Fig. 3. Capacitors  $C_1$  and  $C_2$ should have equal voltages. It means that the energy released from the capacitor  $C_1$  should be the same as that of the energy released from the capacitor  $C_2$  in one complete cycle. Taking  $3^{rd}$  level as an example, the voltage waveforms at level  $+3V_{dc}(\theta_2 \text{ to } \theta_3)$  and  $-3V_{dc}(\pi + \theta_2 \text{ to } \pi + \theta_3)$  are the same,



FIGURE 2. Switching states of the inverter.



FIGURE 3. Typical 15 level output voltage showing capacitor voltage balance.



FIGURE 4. Extension of the proposed topology.

as shown in Fig. 3. Similarly, the current waveforms will also be equal. Hence energy stored in positive and corresponding negative levels is equal, and thus the capacitor voltage balance is maintained.

## C. TOPOLOGY EXTENSION

Higher levels at the output can be achieved by connecting the basic unit in cascade form. Fig. 4 shows the extension of the presented structure. The output voltage of the overall system will be the sum of output voltages of the individual units i: e

$$V_o = V_1 + V_2 + \ldots + V_n$$
 (2)

where V<sub>1</sub>, V<sub>2</sub>, V<sub>n</sub> represents the output voltages of the first, second, and n<sup>th</sup> unit, respectively. The required number of switches ( $N_{sw}$ ), the number of levels ( $N_L$ ), number of DC voltage sources ( $N_{dc}$ ), number of capacitors ( $N_{cap}$ ), number of drivers ( $N_{dr}$ ) maximum output voltage ( $V_{o,max}$ ) and total blocked voltage of all the switches ( $V_{TB}$ ) can be expressed by

$$N_{sw} = 10n \tag{3}$$

$$N_L = 15n \tag{4}$$

TABLE 1. Different switching states of the proposed inverter.

| Switches       |                       |                       |                       |                       |                       |                       |                       | Vo         | Charging<br>Capacitor |            |
|----------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|------------|-----------------------|------------|
| $\mathbf{S}_1$ | <b>S</b> <sub>2</sub> | <b>S</b> <sub>3</sub> | <b>S</b> <sub>4</sub> | <b>S</b> <sub>5</sub> | <b>S</b> <sub>6</sub> | <b>S</b> <sub>7</sub> | <b>S</b> <sub>8</sub> | <b>S</b> 9 |                       |            |
| 0              | 1                     | 0                     | 0                     | 0                     | 1                     | 1                     | 0                     | 0          | 0                     | $C_1, C_2$ |
| 0              | 1                     | 0                     | 0                     | 0                     | 1                     | 0                     | 0                     | 1          | $V_2$                 |            |
| 0              | 1                     | 0                     | 0                     | 0                     | 1                     | 0                     | 1                     | 0          | $2V_2$                | $C_1, C_2$ |
| 1              | 0                     | 0                     | 1                     | 0                     | 0                     | 1                     | 0                     | 0          | $V_1 - 2V_2$          | $C_1, C_2$ |
| 1              | 0                     | 0                     | 1                     | 0                     | 0                     | 0                     | 0                     | 1          | $V_1 - V_2$           |            |
| 1              | 0                     | 0                     | 1                     | 0                     | 0                     | 0                     | 1                     | 0          | $V_1$                 |            |
| 1              | 0                     | 0                     | 0                     | 0                     | 1                     | 0                     | 0                     | 1          | $V_1 + V_2$           |            |
| 1              | 0                     | 0                     | 0                     | 0                     | 1                     | 0                     | 1                     | 0          | $V_1 + 2V_2$          | $C_1, C_2$ |
| 1              | 0                     | 0                     | 0                     | 1                     | 0                     | 0                     | 1                     | 0          | 0                     | $C_1, C_2$ |
| 1              | 0                     | 0                     | 0                     | 1                     | 0                     | 0                     | 0                     | 1          | $-V_2$                |            |
| 1              | 0                     | 0                     | 0                     | 1                     | 0                     | 1                     | 0                     | 0          | $-2V_{2}$             | $C_1, C_2$ |
| 0              | 1                     | 1                     | 0                     | 0                     | 0                     | 0                     | 1                     | 0          | $-(V_1 - 2V_2)$       | $C_1, C_2$ |
| 0              | 1                     | 1                     | 0                     | 0                     | 0                     | 0                     | 0                     | 1          | $-(V_1 - V_2)$        |            |
| 0              | 1                     | 1                     | 0                     | 0                     | 0                     | 1                     | 0                     | 0          | $-V_1$                |            |
| 0              | 1                     | 0                     | 0                     | 1                     | 0                     | 0                     | 0                     | 1          | $-(V_1 + V_2)$        |            |
| 0              | 1                     | 0                     | 0                     | 1                     | 0                     | 1                     | 0                     | 0          | $-(V_1 + 2V_2)$       | $C_1, C_2$ |
|                |                       |                       |                       |                       |                       |                       |                       |            |                       |            |

$$N_{cap} = N_{dc} = 2n \tag{5}$$

$$N_{dr} = 8n \tag{6}$$

$$V_{o.max} = (15n - 1)/2 \tag{7}$$



ı

FIGURE 5. Level shifted PWM technique used for the proposed SCMLI.

$$V_{TB} = 44(15n - 1)/14 \tag{8}$$

where, n is the number of basic units.

### **III. MODULATION STRATEGY**

Modulation techniques play an important role in multilevel inverters since they affect control dynamics, harmonics, switching loss, filter size, etc. Increased switching loss, high complexity, higher switching harmonics, and increased switching frequency exist in traditional modulation methods. The level-shifted PWM method has been used here to obtain the necessary gate pulses. A single sinusoidal reference waveform is compared with the seven carrier signals (Tr1 to Tr7), as shown in Fig. 5, to generate seven new signals, which are then modified according to the switching logic given in Table 1 to obtain the required gate pulses. The reference and carrier signals have the amplitude of 7 and 1, respectively. Here carrier frequency is taken to be 5 kHz.

# IV. CALCULATION OF THE TOTAL BLOCKED VOLTAGE IN THE SWITCHES

The total blocked voltage ( $V_{TB}$ ) of all the switches is an essential parameter in the design of inverter as it influences the overall price of the inverter. Its low value suggests a lower cost of the inverter. We can calculate it by using the following equation:

$$V_{TB} = V_{TB,u} + V_{TB,b} \tag{9}$$

where,  $V_{TB,u}$  and  $V_{TB,b}$  are the blocking voltages of the unidirectional and bidirectional switches, respectively. As there are eight unidirectional switches in each unit and the total unit count is 'n',  $V_{TB,u}$  is written as:

$$V_{TB,u} = \sum_{i=1}^{n} \sum_{j=1}^{8} V_{S_{ji}}$$
(10)

where,  $V_{S_{ji}}$  is the blocking voltage of the j<sup>th</sup> unidirectional switch for the i<sup>th</sup> unit. These blocked voltages can be calculated as follows:

$$V_{S_{1i}} = V_{S_{2i}} = V_{1i} = 5V_{2i} \tag{11}$$

$$V_{S_{3i}} = V_{S_{4i}} = V_{5i} = V_{6i} = V_{1i} + 2V_{2i} = 7V_{2i}$$
(12)

$$V_{7i} = V_{8i} = 2V_{2i} \tag{13}$$

 $V_{S_{1i}}, V_{S_{2i}}, \ldots, V_{S_{8i}}$  are the blocked voltages of the unidirectional switches in the i<sup>th</sup> unit. So, the gross blocking voltage of the whole cascaded units will be the sum of all the individual units and can be written as:

$$V_{TB,u} = \sum_{i=1}^{n} 42V_{2i} \tag{14}$$

Since there is only one bidirectional switch i: e switch number 9,

$$V_{TB,b} = \sum_{i=1}^{n} V_{S_{9i}} = \sum_{i=1}^{n} 2V_{2i}$$
(15)

By substituting equations (14) and (15) in equation (9), the gross blocked voltage of all the switches will be:

$$V_{TB} = V_{TB,u} + V_{TB,b} = \sum_{i=1}^{n} 44V_{2i}$$
(16)

The maximum output voltage of the presented structure is given by:

$$V_{o,max} = \sum_{i=1}^{n} V_{1i} + \sum_{i=1}^{n} 2V_{2i}$$
(17)

Since,  $V_{1i} = 5V_{2i}$ , equation (17) can be written as:

$$V_{o,max} = \sum_{i=1}^{n} 7V_{2i}$$
(18)

Using equation (16) and (18), we have

$$V_{TB} = \frac{44}{7} V_{o,max} = 6.28 V_{o,max}$$
(19)



FIGURE 6. Comparison of presented structure with different structures in terms of (a) number of switches (N<sub>sw</sub>) (b) number of drivers (N<sub>dr</sub>) (c) number of DC sources (N<sub>dc</sub>) (d) total blocked voltage (V<sub>TB</sub>).

Relationship between  $V_{o,max}$  and  $N_L$  (number of levels) can also be written as:

$$V_{o,max} = \frac{N_L - 1}{2} \tag{20}$$

By combining equations (19) and (20), the value of overall blocked voltage will be:

$$V_{TB} = \frac{44}{14} \left( N_L - 1 \right) = 3.14(N_L - 1) \tag{21}$$

Table 2 gives the number of levels  $(N_L)$ , number of units (n), number of DC voltage sources  $(N_{dc})$ , number of switches  $(N_{sw})$ , number of capacitors  $(N_{cap})$ , number of drivers  $(N_{dr})$  maximum output voltage  $(V_{o,max})$  and total blocked voltage of all the switches  $(V_{TB})$  based on  $N_L$  and n.

# V. COMPARISON OF THE PROPOSED MLI WITH OTHER STRUCTURES

In this section, the practicality of the presented MLI is validated by comparing the number of switches  $(N_{SW})$ , number of drivers  $(N_{DR})$ , number of DC sources  $(N_{DC})$ , number of

#### TABLE 2. Different equations of the proposed MLI.

| Parameters                       | In terms of number of levels $(N_L)$ | In terms of number<br>of units(n) |
|----------------------------------|--------------------------------------|-----------------------------------|
| Units (n)                        | $log_{15}(N_L)$                      | n                                 |
| Levels $(N_L)$                   | $N_L$                                | 15n                               |
| D.C. voltage sources $(N_{DC})$  | $2log_{15}(N_L)$                     | 2n                                |
| Diodes $(N_D)$                   | $2log_{15}(N_L)$                     | 2n                                |
| Switches (N <sub>SW</sub> )      | $10 log_{15}(N_L)$                   | 10n                               |
| Drivers $(N_{DR})$               | $9log_{15}(N_L)$                     | 8n                                |
| Capacitors $(N_c)$               | $2log_{15}(N_L)$                     | 2n                                |
| Maximum output voltage           | $(N_L - 1)/2$                        | (15n-1)/2                         |
| $(V_{o,max})$                    |                                      |                                   |
| Total blocked voltage $(V_{TB})$ | $44(N_L - 1)/14$                     | 44(15n-1)/14                      |

capacitors ( $N_C$ ), number of diodes ( $N_D$ ) and total blocked voltage ( $V_{TB}$ ) of all the switches with recently published topologies [4], [11], [24], [30]–[34]. Fig. 6(a) compares the number of switches, i: e, power IGBTs with respect to the number of levels for the presented topology and topologies given in [4], [11], [24], [30]–[34]. The figure clearly shows that the presented structure uses the least switch count among



**FIGURE 7.** (a) Inverter efficiency at different output power (b) Loss distribution of different components.

these topologies. The driver required is plotted against the number of levels in Fig. 6(b). The presented structure and the structures presented in [33] use the lowest number of drivers compared to these topologies. Fig. 6(c) shows the plot between the DC supply count and the number of levels. The topology presented in [33] has the least DC supply, and the proposed topology is very close to it in this respect. The proposed structure requires fewer DC sources than the structures presented in [4], [11], [24], [32], and [34]. Fig. 6(d) shows the plot of total blocked voltage and the number of levels. Structures presented in [11], [24], [31]–[33] have lower total block voltage values with respect to the proposed design. The proposed structure has a smaller gross blocked voltage than the one presented in [4]. Furthermore, a summary of recently published MLIs has been presented in Table 3.

## **VI. POWER LOSS ANALYSIS**

Estimation of the losses of the proposed structure has been done using PLECS software. By using these losses, the efficiency of the suggested topology is calculated. The thermal

| Topologies | N <sub>DC</sub> | N <sub>SW</sub> | N <sub>DR</sub> | N <sub>C</sub> | N <sub>D</sub> | $V_{TB}/N_L$ | η<br>(%) |
|------------|-----------------|-----------------|-----------------|----------------|----------------|--------------|----------|
| [3]        | 5               | 10              | 10              | 0              | 0              | -            | 93.73    |
| [20]       | 1               | 14              | 14              | 4              | 2              | 4.86         | -        |
| [32]       | 4               | 10              | 9               | 0              | 0              | 4.6          | 97.5     |
| [33]       | 3               | 8               | 8               | 0              | 0              | 2            | 95.2     |
| [34]       | 3               | 10              | 9               | 0              | 0              | 2.26         | -        |
| [35]       | 5               | 10              | 10              | 0              | 2              | 1.06         | 90       |
| Proposed   | 2               | 10              | 8               | 2              | 2              | 3.6          | 96.3     |

modeling part of the software is used for the calculation of different losses in the switches, capacitors, and diodes. The switch used for this study is IGA30N60H3. Losses considered under this study include: conduction losses ( $P_C$ ) of all the semiconductor devices, switching losses ( $P_S$ ), and ESR losses ( $P_{ESR}$ ) of the capacitors. Ripple loss is also there in capacitors, but here it is not included in the calculations. The calculations involved in this study are based on the fundamental switching frequency approach [15].

#### A. SWITCHING LOSS (P<sub>S</sub>)

Switching losses occur at the point of turning ON or OFF of the switches. By considering the linear approximation of the switch voltage and current at the time of switching, the following relations for the kth switch can be written as:

Power loss during switching

$$ON = P_{S,on,k} = f \int_{0}^{t_{on}} v(t) i(t) dt = f \int_{0}^{t_{on}} \left(\frac{V_{S,k}}{t_{on}}t\right) \left(-\frac{I_{k}}{t_{on}}(t-t_{on})\right) dt = \frac{1}{6} f V_{S,k} I_{k}$$
(22)

Loss of power during switching

$$OFF = P_{S,off,k} = f \int_0^{t_{off}} v(t) i(t) dt$$
$$= f \int_0^{t_{off}} \left(\frac{V_{S,k}}{t_{off}}t\right) \left(-\frac{I_k'}{t_{off}}\left(t-t_{off}\right)\right) dt = \frac{1}{6} f V_{S,k} I_k' t_{off}$$
(23)

where  $I_k$  and  $I_k'$  are the currents flowing through the kth switch at the time of switching ON, and before switching OFF respectively, f is the switching frequency and  $V_{S,k}$  is the voltage of the switch in OFF-state. Switching loss of all the ten switches can be obtained by multiplying the ON ( $N_{on}$ ) and the OFF number of switching states ( $N_{off}$ ) in a cycle with (22) and (23) following (24):

$$P_{S} = \sum_{k=1}^{10} \left( \sum_{m=1}^{N_{on}} P_{S,on,km} + \sum_{m=1}^{N_{off}} P_{S,off,km} \right) \quad (24)$$

## B. CONDUCTION LOSS (P<sub>C</sub>)

The internal resistance of power switches and diodes is also considered for the calculation of losses in conduction mode for the steady-state condition. All capacitors are supposed to be equal. PLECS software is used for taking the results. The load is taken as resistive since resistive loading is considered

# **IEEE**Access



FIGURE 8. Simulation results (a) Output waveform for the resistive load of  $150\Omega$  (b) Output waveform of RL load of  $Z = 150\Omega+120$ mH (c) Output waveform for dynamic change of load from  $Z = 150\Omega+120$ mH to resistive load of  $150\Omega$  (d) Output waveform for dynamic load change from  $Z = 150\Omega+120$ mH to resistive load of  $150\Omega$  (d) Output waveform for dynamic load change from  $Z = 150\Omega+120$ mH to a resistive load of  $75\Omega$  (e) Output voltage and current for dynamic alteration of MI (f) Harmonic profile of the output voltage at a load of  $75\Omega$ .

the worst-case scenario in analyzing loss of power in SCM-LIs [39], [40], [41].

heat dissipation caused. All these three losses are simulated in PLECS.

Therefore, the overall efficiency of the presented SCMLI is given by (25).

$$\eta = \frac{P_o}{P_o + P_S + P_C + P_{ESR}} \tag{25}$$

Fig. 7(a) shows the proposed topology's efficiency versus output power curve for a resistive load. The efficiency curve shows a peak value of about 96.33%, along with a 10 watts output power. The contribution of different components such

# C. CAPACITOR ESR LOSSES (P<sub>ESR</sub>)

The equivalent series resistance of the capacitors depends on the frequency of the current flowing through the capacitor [42]. It can be defined as the conduction loss caused by the internal resistance of the capacitor. Here 0.1 ohm is taken as the internal resistance of both the capacitors. These losses also affect the lifetime of capacitors due to thermal stress and



FIGURE 9. Waveforms showing Input DC current for sources  $V_1$  and  $V_2$ , Capacitor currents for Capacitors  $C_1$  and  $C_2$ , and load current at a load of Z = 150 $\Omega$ +120mH.



FIGURE 10. Experimental setup.

# IEEE Access



**FIGURE 11.** (a) Output waveform for a resistive load of  $150\Omega$  (b) Output waveform of RL load of  $Z = 150\Omega + 120$  mH.

as diodes, switches, and capacitors in the power loss has been given in Fig. 7(b). S9 is the bidirectional switch, as shown in Fig. 1. Both the switches S9\_A and S9\_B of the bidirectional switch have the same loss. Equal losses are there in the complementary switches since the turn ON and OFF count in a full cycle are equal.

# **VII. RESULTS AND DISCUSSION**

Simulation of the suggested structure is done on Matlab<sup>(R)</sup> 2018a. For the verification of the simulation results obtained,

results have also been taken on an experimental prototype. The subsequent subsection discusses the simulation and experimental results.

# A. SIMULATION RESULTS

For the simulation purpose, DC supplies  $V_1$  and  $V_2$  have values of 100 volts and 20 volts. Both the capacitors used have the same magnitude of 4700  $\mu$ F with an internal resistance of 0.1 $\Omega$ . Fig. 8 and Fig. 9 show the different simulation results of the presented structure. Fig. 8(a) expresses the fifteen-level



**FIGURE 12.** (a) Output waveform for dynamic change of load from no load to  $Z = 150\Omega + 120$ mH to resistive load of 150  $\Omega$  (b) Output waveform for dynamic.

output waveform for the resistive load of 150 ohms. The output has a peak voltage of 140 V with a step voltage of 20 V. The output voltage and current waveforms for an

RL load of Z =  $150\Omega + 120$ mH are given in Fig. 8(b). Fig. 8(c) and Fig. 8(d) show the output waveform under a dynamic load change from Z =  $150\Omega + 120$ mH to a resistive



FIGURE 13. Output waveform for dynamic alteration of modulation index.

load of 150 ohms and from  $Z = 150\Omega + 120$ mH to a load of 75 ohms, respectively. Fig. 8(e) shows the output waveform under the dynamic alteration of the modulation index (MI). The output levels obtained is proportional to the MI. Fig. 8(f) depicts the FFT analysis. The figure displays the THD of the output voltage at 7.82%. Fig. 9 shows the current of the input DC sources V<sub>1</sub> and V<sub>2</sub>, the current flowing through capacitors C<sub>1</sub> and C2, and load current when an RL load of  $Z = 150\Omega + 120$ mH is taken. Spikes in capacitor current are suppressed, as can be seen in the figure.

# **B. EXPERIMENTAL RESULTS**

To verify the simulation results obtained, an experimental prototype has been developed, as shown in Fig. 10. Fig. 11 to Fig. 13 show similar results obtained experimentally for the same specification of different components. The switch used is Toshiba IGBT GT50J325, and the dSPACE 1104 is used as the controller to generate the required gate signals. For the experimental verification, DC supplies V1 and V2 are taken as 100 volts and 20 volts, respectively. Fig. 11(a) and Fig. 11(b) show the output waveform for a resistive load of 150 ohms and an RL load of  $Z = 150\Omega + 120$ mH, respectively. The output has a peak voltage of 140 V with a step voltage of 20 V. Fig. 12(a) and Fig. 12(b) show the output voltage and current for a dynamic load change from  $Z = 150\Omega + 120$ mH to a load of 150 ohms, and from 0 to  $Z = 150\Omega + 120 \text{mH}$  to a load of 75 ohms respectively. Fig. 13 shows the output waveforms for the dynamic change in MI. The number of levels decreases proportionally

as the modulation index is reduced as can be seen in the waveform.

# **VIII. CONCLUSION**

A new SCMLI structure has been suggested here. The proposed topology can generate fifteen levels per unit, and it can also be extended for getting higher output levels. It has the lowest switch count, and the number of drivers required compared to the recent topologies present in the literature. Capacitor voltage balance is also maintained. A multicarrier level shifted modulation technique has been implemented here. Hardware implementation of the presented structure has been done for the validation of the simulation results at different loading conditions and changing modulation indices. Thus the presented structure can be a viable option for industrial use.

#### REFERENCES

- S. N. Rao and V. P. Kumar, "Comparative analysis of switched capacitor based multilevel inverters with self voltage balancing," J. Adv. Res. Dyn. Control Syst., vol. 10, no. 9, pp. 1841–1855, 2018.
- [2] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [3] B. Mahato, S. Majumdar, S. Vatsyayan, and K. C. Jana, "A new and generalized structure of MLI topology with half-bridge cell with minimum number of power electronic devices," *IETE Tech. Rev.*, vol. 38, no. 2, pp. 267–278, Mar. 2020.
- [4] T. Roy, P. K. Sadhu, and A. Dasgupta, "Cross-switched multilevel inverter using novel switched capacitor converters," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8521–8532, Nov. 2019.
- [5] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, Jan. 2016.

- [6] R. Samanbakhsh and A. Taheri, "Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7204–7214, Nov. 2016.
- [7] R. Barzegarkhoo, E. Zamiri, N. Vosoughi, H. M. Kojabadi, and L. Chang, "Cascaded multilevel inverter using series connection of novel capacitorbased units with minimum switch count," *IET Power Electron.*, vol. 9, no. 10, pp. 2060–2075, Aug. 2016.
- [8] M. Tayyab, A. Sarwar, M. Tariq, R. K. Chakrabortty, and M. J. Ryan, "Hardware-in-the-loop implementation of projectile target search algorithm for selective harmonic elimination in a 3-phase multilevel converter," *IEEE Access*, vol. 9, pp. 30626–30635, 2021.
- [9] A. Iqbal, M. D. Siddique, B. P. Reddy, and P. K. Maroti, "Quadruple boost multilevel inverter (QB-MLI) topology with reduced switch count," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 7372–7377, Jul. 2021.
- [10] B. P. Reddy, M. D. Siddique, A. Iqbal, S. Mekhilef, S. Rahman, and P. K. Maroti, "7L-SCBI topology with minimal semiconductor device count," *IET Power Electron.*, vol. 13, no. 14, pp. 3199–3203, Nov. 2020.
- [11] T. Roy and P. K. Sadhu, "A novel symmetric switched capacitor multilevel inverter using non-isolated power supplies with reduced number of components," *Sādhanā*, vol. 45, no. 1, pp. 1–12, Dec. 2020.
- [12] R. Abdullah, N. A. Rahim, S. R. Sheikh Raihan, and A. Z. Ahmad, "Fivelevel diode-clamped inverter with three-level boost converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5155–5163, Oct. 2014.
- [13] P. R. Kumar, R. S. Kaarthik, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "Seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-Bridges," *IEEE Trans. Power Electron.*, vol. 30, no. 7, pp. 3471–3478, Jul. 2015.
- [14] M. R. Hussan, A. Sarwar, M. D. Siddique, S. Mekhilef, S. Ahmad, M. Sharaf, M. Zaindin, and M. Firdausi, "A novel switched-capacitor multilevel inverter topology for energy storage and smart grid applications," *Electronics*, vol. 9, no. 10, p. 1703, Oct. 2020.
- [15] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi, and L. Chang, "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5604–5617, Aug. 2016.
- [16] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6672–6680, Dec. 2014.
- [17] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 878–887, Feb. 2012.
- [18] B. Axelrod, Y. Berkovich, and A. Ioinovici, "A cascade boost-switchedcapacitor-converter-two level inverter with an optimized multilevel output waveform," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 12, pp. 2763–2770, Dec. 2005.
- [19] J. Liu, K. W. E. Cheng, and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency AC power distribution system," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4219–4230, 2014.
- [20] M. Jagabar Sathik, N. Sandeep, D. Almakhles, and F. Blaabjerg, "Cross connected compact switched-capacitor multilevel inverter (C3-SCMLI) topology with reduced switch count," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 12, pp. 3287–3291, Dec. 2020.
- [21] S. S. Lee, "Single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8204–8207, Oct. 2018.
- [22] J. Liu, J. Wu, and J. Zeng, "Symmetric/asymmetric hybrid multilevel inverters integrating switched-capacitor techniques," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 3, pp. 1616–1626, Sep. 2018.
- [23] M. Samizadeh, X. Yang, B. Karami, W. Chen, F. Blaabjerg, and M. Kamranian, "A new topology of switched-capacitor multilevel inverter with eliminating leakage current," *IEEE Access*, vol. 8, pp. 76951–76965, 2020.
- [24] J. Liu, X. Zhu, and J. Zeng, "A seven-level inverter with self-balancing and low-voltage stress," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 685–696, Mar. 2020.
- [25] B. Shiva Naik, Y. Suresh, and J. Venkataramanaiah, "Experimental verification of a hybrid multilevel inverter with voltage-boosting ability," *Int. J. Circuit Theory Appl.*, vol. 48, no. 3, pp. 420–434, Mar. 2020.
- [26] M. D. Siddique, S. Mekhilef, A. Sarwar, A. Alam, and N. M. Shah, "Dual asymmetrical DC voltage source based switched capacitor boost multilevel inverter topology," *IET Power Electron.*, vol. 13, no. 7, pp. 1481–1486, May 2020.

- [27] M. S. Benmerabet, A. Talha, and E. M. Berkouk, "A novel asymmetrical inverter proposal based on switched series/parallel inverter," *Int. Trans. Electr. Energy Syst.*, vol. 29, no. 5, p. e2830, May 2019.
- [28] S. Sabour, D. Nazarpour, S. Golshannavaz, R. Choupan, A. Yazdaninejadi, and M. Hassanifar, "A new quasi-resonant switched capacitor multilevel inverter with the self-voltage balancing capability," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 9, Sep. 2020, Art. no. e12478.
- [29] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, and M. A. Memon, "A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 2, pp. 1–21, 2020.
- [30] M. Khenar, A. Taghvaie, J. Adabi, and M. Rezanejad, "Multi-level inverter with combined T-type and cross-connected modules," *IET Power Electron.*, vol. 11, no. 8, pp. 1–9, 2018.
- [31] A. Taghvaie, J. Adabi, and M. Rezanejad, "A self-balanced step-up multilevel inverter based on switched-capacitor structure," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 199–209, Jan. 2018.
- [32] M. Saeedian, E. Pouresmaeil, E. Samadaei, E. M. G. Rodrigues, R. Godina, and M. Marzband, "An innovative dual-boost nine-level inverter with lowvoltage rating switches," *Energies*, vol. 12, no. 2, p. 207, Jan. 2019.
- [33] A. Taheri, A. Rasulkhani, and H.-P. Ren, "An asymmetric switched capacitor multilevel inverter with component reduction," *IEEE Access*, vol. 7, pp. 127166–127176, 2019.
- [34] S. R. Raman, Y. C. Fong, Y. Ye, and K. W. E. Cheng, "Family of multiport switched-capacitor multilevel inverters for high-frequency AC power distribution," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4407–4422, May 2019.
- [35] Z. Sarwer, M. D. Siddique, A. Iqbal, A. Sarwar, and S. Mekhilef, "An improved asymmetrical multilevel inverter topology with reduced semiconductor device count," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 11, pp. 1–19, Nov. 2020.
- [36] C. Dhanamjayulu, S. Padmanaban, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of a single-phase 15-level inverter with reduced components for solar PV applications," *IEEE Access*, vol. 9, pp. 581–594, 2021.
- [37] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduce switch count," *IEEE Access*, vol. 7, pp. 58584–58594, 2019.
- [38] P. R. Bana, K. P. Panda, S. Padmanaban, L. Mihet-Popa, G. Panda, and J. Wu, "Closed-loop control and performance evaluation of reduced part count multilevel inverter interfacing grid-connected PV system," *IEEE Access*, vol. 8, pp. 75691–75701, 2020.
- [39] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. Sabahi, "A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3682–3694, Jun. 2016.
- [40] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari, "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 86374–86383, 2019.
- [41] A. Ahmad, M. Anas, A. Sarwar, M. Zaid, M. Tariq, J. Ahmad, and A. R. Beig, "Realization of a generalized switched-capacitor multilevel inverter topology with less switch requirement," *Energies*, vol. 13, no. 7, p. 1556, Mar. 2020.
- [42] G. I. Orfanoudakis, S. M. Sharkh, and M. A. Yuratich, "Analysis of DClink capacitor losses in three-level neutral point clamped and cascaded H-bridge voltage source inverters," in *Proc. IEEE Int. Symp. Ind. Electron.*, Apr. 2015, pp. 664–669.



**MD. REYAZ HUSSAN** was born in Gaya, India, in 1991. He received the B.Tech. and M.Tech. degrees in electrical engineering and instrumentation and control from Aligarh Muslim University, Aligarh, India, in 2014 and 2016, respectively. He is currently a Research Scholar with the Department of Electrical Engineering, Aligarh Muslim University. His research interests include multilevel inverters and their control, photovoltaic systems, and multilevel inverter for solar

PV applications.



**ADIL SARWAR** (Senior Member, IEEE) received the B.Tech., M.Tech., and Ph.D. degrees from Aligarh Muslim University, Aligarh, India, in 2006, 2008, and 2012, respectively. From 2012 to 2015, he was associated with the Electrical Engineering Department, Galgotia College of Engineering and Technology, Greater Noida, India. Since 2015, he has been working with the Department of Electrical Engineering, Aligarh Muslim University. He has published more than 75 research

articles in international journals and conferences. He is also working on world-bank sponsored research projects. He has contributed a chapter in *Handbook of Power Electronics*, 4ed. Edited by M. H. Rashid. He is a Life Member of the Systems Society of India.



MARIF DAULA SIDDIQUE (Member, IEEE) was born in Chhapra, Bihar, India, in 1992. He received the B.Tech. and M.Tech. degrees in electrical engineering from Aligarh Muslim University (AMU), in 2014 and 2016, respectively, and the Ph.D. degree from the Power Electronics and Renewable Energy Research Laboratory (PEARL), Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia, in 2021. He is currently working as a Research Assistant with the

Department of Electrical Engineering, Qatar University, Doha, Qatar. He has authored or coauthored more than 50 publications in international journals and conference proceedings. His research interests include step-up power electronics converters (dc/ac, and dc/dc) and multilevel inverter topologies and their control. He is serving as a regular reviewer for various journals of IEEE and IET.



**ATIF IQBAL** (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in engineering (power system and drives) from Aligarh Muslim University (AMU), Aligarh, India, in 1991 and 1996, respectively, and the Ph.D. degree from Liverpool John Moores University, Liverpool, U.K., in 2006. Since 1991, he has been employed as a Lecturer with the Department of Electrical Engineering, AMU, where he worked as a Full Professor, until August 2016. He is currently an Associate

Professor of electrical engineering with Qatar University and a Former Full

Professor of electrical engineering with AMU. He has published widely in international journals and conferences his research findings related to power electronics and renewable energy sources. He has authored/coauthored more than 300 research articles and one book and three chapters in two other books. He has supervised several large research and development projects. His research interests include modeling and simulation of power electronic converters, control of multi-phase motor drives, and renewable energy sources. He became a Fellow of IET, U.K., in 2018 and a Fellow of IEI (India), in 2012. He was a recipient of the Outstanding Faculty Merit Award AY 2014-2015 and the Research Excellence Award at Qatar University, Doha, Qatar. He was a recipient of the Maulana Tufail Ahmad Gold Medal for standing first at B.Sc. Engg. Exams from AMU, in 1991. He has received the best research papers awards at IEEE ICIT-2013, IET-SESICON-2013, and SIGMA 2018. He was an Associate Editor of IEEE TRANSACTIONS ON INDUSTRY APPLICATION and the Editor-in-Chief, Journal of Electrical Engineering (I' manager).



**BASEM ALAMRI** (Member, IEEE) received the B.Sc. degree (Hons.) in electrical engineering from the King Fahd University of Petroleum and Minerals (KFUPM), the M.Sc. degree (Hons.) in electrical power systems from King Abdulaziz University, Jeddah, Saudi Arabia, in 2007, the M.Sc. degree in sustainable electrical power from Brunel University, London, U.K., in 2008, and the Ph.D. degree in electrical power engineering from Brunel University, in 2017. He is

currently an Assistant Professor of electrical engineering with the College of Engineering, Taif University. His research interests include power systems, power quality, power filter design, and smart grids, with a particular emphasis on the integration of renewable energy sources with power grids. He is a member of many international and local professional organizations. He is also a Certified Energy Auditor (CEA (B)), a Certified Energy Manager (CEM (B)), and a Certified Measurement & Verification Professional (CMVP (B)) of the Association of Energy Engineers (AEE), USA. He has received many awards and prizes, including a Certificate from the Advance Electronics Company (AEC) in recognition of the Outstanding Academic Achievement during the B.Sc. degree with KFUPM. He also received the National Grid (NG) Prize and the Power Grid Operator in the U.K., for being the top distinction student of the M.Sc. degree of the SEP Program with Brunel.