

Received April 17, 2021, accepted April 27, 2021, date of publication May 3, 2021, date of current version June 8, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3077090

# An Ultra-Low-Voltage Level Shifter With Embedded Re-Configurable Logic and Time-Borrowing Latch Technique

CHAO WANG<sup>ID</sup>, (Student Member, IEEE), YUXIN JI<sup>ID</sup>, (Student Member, IEEE),  
CE MA<sup>ID</sup>, (Student Member, IEEE), QIAO CAI<sup>ID</sup>, (Graduate Student Member, IEEE),  
LIANG QI<sup>ID</sup>, (Member, IEEE), AND YONGFU LI<sup>ID</sup>, (Senior Member, IEEE)

MoE Key Laboratory of Artificial Intelligence, Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai 200240, China

Corresponding author: Yongfu Li (yongfu.li@sjtu.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2020YFB2205600.

**ABSTRACT** The increasing number of voltage domains along with the size of the data bus requires an exponential increase in the number level shifter (LS) circuits for signal interfacing, creating an exploding in silicon area and power consumption. Higher area-efficiency can be attained by further improving the integration density of the LS circuit. In this paper, we present a multi-function ultra-low-voltage LS with re-configurable logic with embedded time-borrowing latch. The proposed circuit is implemented on CMOS 45nm technology. It is capable of converting the input voltage of 0.3 V to an output voltage of 1.8 V with an input frequency of 1 MHz. The proposed architecture has achieved a superior area efficiency with reduced transistors number of  $2.4\times$  and reduced power delay product (PDP) of  $4.65\times$  compared with its discrete logic block level implementation when the input voltage, output voltage, and the input frequency are 0.3 V, 1.8 V, and 1 MHz, respectively. The average propagation delay and power consumption are 52.7 ns and 34.6 nW, respectively.

**INDEX TERMS** Level shifter, ultra-low-voltage, embedded re-configurable logic, time-borrowing latch technique.

## I. INTRODUCTION

Multiple-supply-voltages technique is widely used in energy-constrained system-on-chips (SoCs), where level shifter (LS) is required to interface logic signal across different supply domains [1]. As the number of LS circuits increases exponentially with the increasing number of power domains and data bus, this leads to extravagant area and power consumption [2]–[6]. Therefore, it is pivotal to propose a multi-functional LS circuit to achieve a significant breakthrough in area and power consumption reduction.

The current state-of-the-art LS circuits are optimized to interface between the ultra-low supply voltage (hundreds of mV) to I/O supply voltage (1.2-to-3.3 V) while minimizing power-delay-product (PDP) [7]–[16]. Although highly optimized PDP LS circuits with a wide supply operating

range [12]–[16] have been reported, there is still a lack of LS circuits focusing on functionality integration.

Several state-of-the-art designs [3], [17]–[19] have integrated LS circuits with a latch or flip flop to further reduce the area. However, these LS circuits are unable to handle the timing variation problems under the ultra-low supply voltage situation. Thus, LS circuit with time-borrowing latch capability [20]–[22] seems to be a suitable circuit topology to relax the timing requirement. Therefore, it is worthwhile to further optimized the integration density of LS circuit by incorporating the combinational logic with time-borrowing latch capability, as shown in Fig. 1.

In this paper, we have proposed a multi-input LS embedded with re-configurable logic and time-borrowing latch. As a proof of concept, the proposed structure has incorporated NAND and NOR logic operations. The time-borrowing technique prevents timing error, enabling the design to operate at a higher frequency while improving its tolerance against the process, voltage, and temperature (PVT)

The associate editor coordinating the review of this manuscript and approving it for publication was Vyasa Sai.




FIGURE 1. Concept of high integration system using LS circuit with embedded logic.




FIGURE 2. Schematic of the proposed level shifter.

variations [23]–[27]. The proposed structure is implemented on CMOS 45nm technology. With a minimum input voltage  $V_{DDL}$  of 0.3 V and the maximum output voltage  $V_{DDH}$  of 1.8 V at the input frequency of 1 MHz, it achieves a power consumption of 34.6 nW, which is a reduction of 18 $\times$ , comparing with its discrete logic implementation. Furthermore, its best performing PDP is 1823.4 nW $\cdot$ ns, which is a reduction of 4.65 $\times$ .

The rest of this paper is organized as follows: Section II presents the architecture of the proposed LS circuit. Section III details the simulation results of the proposed design, followed by a comparison with its discrete implementation. Section IV draws a conclusion of our work.

## II. DESIGN OF LS CIRCUIT WITH MULTI-FUNCTIONAL LOGIC AND LATCH

The schematic of the proposed LS circuit with embedded re-configurable logic and time-borrowing latch is illustrated in Fig. 2. Its discrete implementation is illustrated in Fig. 3. Fig. 4 illustrates the behavioral simulation of the proposed LS circuit, demonstrating that its functionality can be configured to perform NAND and NOR logic operations with time borrowing effect. The analysis of the LS circuit can be broken down into four parts, namely (i) re-configurable logic in the pull-down network (PDN), (ii) time-borrowing latch in




FIGURE 3. Schematic of the discrete implementation for the proposed level shifter.




FIGURE 4. Simulation waveforms for the proposed level shifter.

the PDN, (iii) regulated cross-coupled in the pull-up network (PUN), and (iv) device selection.

### A. RE-CONFIGURABLE LOGIC PULL-DOWN NETWORK (PDN)

NAND and NOR logic gates are the fundamental building blocks in digital design. Thus, it is important to demonstrate our concept of re-configurable logic LS circuit with these fundamental functionalities. Since LS circuit requires complementary input signals to perform its basic level shifting functionality, these signals are connected to two configurable PDNs, namely  $PDN-X$  and  $PDN-XB$ . The implementation of NAND and NOR logic function for  $PDN-X$  is simply cascaded and parallel  $N$ -type transistor structures, respectively. Similarly, for the  $PDN-XB$ , the complementary input signals are connected to parallel and cascaded  $N$ -type transistor structures, respectively. It is worth noting that the implementation of re-configurable logic would simply require a complementary control signal,  $Ctrl$ . When  $Ctrl$  is connected to a logic high signal,  $MN4$  and  $MN9$  are turned “ON” and “OFF”, respectively. The  $PDN-X$  and  $PDN-XB$  function as a NOR and an OR logic, respectively. Similarly, when  $Ctrl$  is connected to a logic low signal, the  $PDN-X$  and  $PDN-XB$  function as a NAND and an AND logic, respectively. The proposed architecture also allows the implementation of different logic functionality into LS circuit easily.

### B. TIME-BORROWING LATCH PDN

When digital logic circuit operates under an ultra-low supply voltage, the variation in delay propagation will often lead

**TABLE 1.** The types and physical dimensions of the transistors used in the implementation of proposed LS circuit and its discrete logic circuit.

Transistor	Type	W/L
NMOS	LVT	260 nm/45 nm
PMOS	LVT	390 nm/45 nm

to logic error. Thus, time-borrowing latching technique is introduced to eliminate the timing variation across different voltage domains. Moreover, the proposed technique combines the circuit implementation with cross-coupled *N*-type transistors to further improve switching speed and strengthen the PDN to minimize the current contention problem in cross-coupled LS architecture.


As shown in Fig. 2, the time-borrowing latch consists of cross-coupled *N*-type transistors, MN13 and MN14 to latch and store the data at nodes *Q1* and *Q2*. The circuit is latched by the complementary clock signals, *CLK* and *CLKB*, which are connected to MN11, MN12, MN15, and MN16, respectively. When the clock signal, *CLK* transits to a logic high signal (*CLKB* transits to a logic low signal), MN11 and MN12 are turned “ON”. The nodes *Q1* and *Q2* are selectively discharged by *PDN-X* or *PDN-XB*, respectively. When the clock signal, *CLK* transits to a logic low signal, MN11 and MN12 are turned “OFF” while MN15 and MN16 are turned “ON”. The cross-coupled *N*-type transistors amplify the voltage difference between *Q1* and *Q2* to rail-to-rail voltage signals and latch it till the next transition of *CLK* and *CLKB* signals.

**C. REGULATED CROSS-COUPLED PULL-UP NETWORK (PUN)**


To further reduce the current contention problem while reducing the power consumption of the LS circuit, we have adopted diode-connected transistors MP5 and MP6 in the PUN [13]. Similar to [28], the *P*-type transistors MP3 and MP4 regulate the strength of the PUN, allowing faster output transition while reducing its dynamic power consumption. The cross-coupled *P*-type transistors, MP1 and MP2 amplify and latch the voltage differences between *Q1* and *Q2*.

**D. DEVICE SELECTION**


To achieve a competitive advantage with its discrete implementation while minimizing the overall area, we have used the smallest device sizes from the standard cell library, i.e., 260 nm (width) / 45 nm (length) and 390 nm (width) / 45 nm (length) for *N*-type transistors and *P*-type transistors, respectively. To further reduce the minimum operating supply voltage, we have selected the low voltage threshold (LVT) transistors to reduce the transistor’s threshold voltage, allowing more voltage headroom to enhance the robustness of the circuit and reducing the propagation delay. The type and device dimensions of these transistors are presented in Table 1. The physical design of the proposed LS circuit is shown in Fig. 5.



**FIGURE 5.** Physical Design of the proposed LS circuit.



**FIGURE 6.** Mesh plot of proposed LS circuit’s signal propagation delay as a function of supply voltages,  $V_{DDH}$  and  $V_{DDL}$ .



**FIGURE 7.** Mesh plot of proposed LS circuit’s power consumption as a function of supply voltages,  $V_{DDH}$  and  $V_{DDL}$ .

**III. SIMULATION RESULTS AND DISCUSSION**

In this work, we have designed and verified the proposed LS circuit and its corresponding discrete circuit implementation on CMOS 45nm technology.




FIGURE 8. Signal propagation delay as a function of  $V_{DDL}$  at  $f_{IN} = 1$  MHz. (a)  $V_{DDH} = 1.2$  V, (b)  $V_{DDH} = 1.8$  V.




FIGURE 9. Signal propagation delay as a function of  $V_{DDH}$  at  $f_{IN} = 1$  MHz. (a)  $V_{DDL} = 0.25$  V, (b)  $V_{DDL} = 0.3$  V.




FIGURE 10. The power consumption as a function of  $V_{DDL}$  at  $f_{IN} = 1$  MHz. (a)  $V_{DDH} = 1.2$  V, (b)  $V_{DDH} = 1.8$  V.

To understand the performance limits of the proposed LS circuit, we perform post-layout circuit simulation and present the average propagation delay (Fig. 6) and power consumption (Fig. 7) as a function of the supply voltages,  $V_{DDL}$  and  $V_{DDH}$ .

### A. PROPAGATION DELAY

The propagation delay is calculated based on the average of rising and falling propagation delays for both NAND

and NOR operations. Fig. 6 illustrates the propagation delay of our proposed LS circuit with varying  $V_{DDL}$  from 0.2 V to 0.6 V and  $V_{DDH}$  from 0.6 V to 1.8 V at an operating frequency,  $f_{IN} = 1$  MHz. Similar to the state-of-the-art designs, the propagation delay increases exponentially when the  $V_{DDL}$  or  $V_{DDH}$  decreases. Fig. 8 illustrates the propagation delay as a function of  $V_{DDL}$  with the supply voltage  $V_{DDH}$  of 1.2 V and 1.8 V, respectively. Fig. 9 illustrates the propagation delay as a function of  $V_{DDH}$  with  $V_{DDL}$




FIGURE 11. The power consumption as a function of  $V_{DDH}$  at  $f_{IN} = 1\text{MHz}$ . (a)  $V_{DDL} = 0.25\text{ V}$ , (b)  $V_{DDL} = 0.3\text{ V}$ .

TABLE 2. Comparison of the proposed LS circuit and its discrete implementation ( $V_{DDL} = 0.3\text{ V}$ ,  $f_{IN} = 1\text{ MHz}$ , process of  $tt$  and temperature of  $27^\circ\text{C}$ ).

Specifications	Discrete Implementation (Fig. 3)			This Work (Fig. 2)		
Technology				CMOS 45nm		
Min. VDDL (V) <sup>1</sup>	0.3@ $V_{DDH} = 1.8\text{ V}$			0.3@ $V_{DDH} = 1.8\text{ V}$		
Transistors	60			25 (↓ 2.4×)		
Logic Operation	NAND	NOR	AVR	NAND	NOR	AVR
Total Power (nW) <sup>2</sup>	167	168	168	13.0 (↓ 12.8×)	13.0 (↓ 12.9×)	13.0 (↓ 12.9×)
Average Delay (ns) <sup>2</sup>	15.1	13.3	14.2	35.1 (↑ 2.32×)	38.5 (↑ 2.89×)	36.8 (↑ 2.59×)
Power Delay Product (nW · ns) <sup>2</sup>	2521.7	2234.4	2385.6	456.3 (↓ 5.53×)	500.5 (↓ 4.46×)	478.4 (↓ 4.99×)
Total Power (nW) <sup>3</sup>	623	623	623	34.6 (↓ 18.0×)	34.6 (↓ 18.0×)	34.6 (↓ 18.0×)
Average Delay (ns) <sup>3</sup>	14.5	12.7	13.6	48.5 (↑ 3.34×)	56.9 (↑ 4.48×)	52.7 (↑ 3.88×)
Power Delay Product (nW · ns) <sup>3</sup>	9033.5	7912.1	8472.8	1678.1 (↓ 5.38×)	1968.7 (↓ 4.02×)	1823.4 (↓ 4.65×)

<sup>1</sup> PVT post-simulation result. See Fig. 12.

<sup>2</sup> Post-simulation result with  $V_{DDH} = 1.2\text{ V}$ .

<sup>3</sup> Post-simulation result with  $V_{DDH} = 1.8\text{ V}$ .

of 0.25 V and 0.3 V, respectively. Even with a total stacking of six transistors in our proposed LS circuit, the propagation delay is comparable or even better than its discrete circuit implementation when  $V_{DDL}$  is greater than 0.35 V and  $V_{DDH}$  is less than 1.2 V.

**B. POWER CONSUMPTION**

The power consumption of the circuits are evaluated based on the average of the total power consumption under different input switching activities. Fig. 7 shows the power consumption of proposed LS circuit with varying  $V_{DDL}$  from 0.2 V to 0.6 V and varying  $V_{DDH}$  from 0.6 V to 1.8 V at  $f_{IN} = 1\text{ MHz}$ . As the  $V_{DDH}$  increased, the power consumption increased exponentially. This trend is similar to the results of its discrete implementation. Fig. 10 illustrates the power consumption as a function of  $V_{DDL}$  with  $V_{DDH}$  of 1.2 V and 1.8 V, respectively. Fig. 11 illustrates the power consumption as a function of  $V_{DDH}$  with  $V_{DDL}$  of 0.25 V and 0.3 V, respectively. The power consumption of the proposed LS circuit is significantly reduced by 44.9× for NAND and NOR operations at  $V_{DDH} = 1.2\text{ V}$ ,  $V_{DDL} = 0.2\text{ V}$  and  $f_{IN} = 1\text{ MHz}$ .


**C. TEMPERATURE AND VARIABILITY ASSESSMENT**

To understand the variability performance and determine the minimum supply voltage,  $V_{DDL}$  of LS circuit, we have

evaluated the PDP of our proposed LS circuit and its discrete implementation at different process and temperature conditions. i.e., five process corners:  $ff$ ,  $fs$ ,  $sf$ ,  $ss$ ,  $tt$ , and three temperatures:  $-40^\circ\text{C}$ ,  $27^\circ\text{C}$ ,  $125^\circ\text{C}$  with the input frequency of 1 MHz. The simulation results are illustrated in Fig. 12. The proposed LS shows significantly lower PDP at almost all the conditions, reducing PDP by 4.24× ( $ff$ ,  $-40^\circ\text{C}$ ), 35.7× ( $sf$ ,  $-40^\circ\text{C}$ ), 11.0× ( $fs$ ,  $27^\circ\text{C}$ ), 4.65× ( $tt$ ,  $27^\circ\text{C}$ ) and 14.2× ( $ss$ ,  $125^\circ\text{C}$ ) compared to its discrete implementation when  $V_{DDH} = 1.8\text{ V}$  and  $V_{DDL} = 0.3\text{ V}$ .

**D. COMPARISON AND DISCUSSION**

The performance of our proposed LS circuit and its discrete implementation is summarized in Table 2. The NAND and NOR logic operations are evaluated at  $V_{DDL}$  of 0.3 V,  $V_{DDH}$  of 1.2V and 1.8 V, input frequency of 1 MHz,  $tt$  process corner, and temperature of  $27^\circ\text{C}$ , respectively. As illustrated in Table 2, the proposed LS circuit requires only 25 transistors (3 transistors for the output inverter) whereas its discrete implementation requires 60 transistors (8 transistors for the differential input LS). By integrating the logic and latch function into our proposed LS circuit, it has reduced the number of transistors by 2.4×, reducing the area significantly. Our proposed LS circuit has reduced the average power consumption by 12.9× and 18× when the input voltage is



**FIGURE 12.** Power delay product (PDP) at different process, temperature conditions. i.e., five process corners: *ff*, *fs*, *sf*, *ss*, *tt*, three temperatures:  $-40^{\circ}\text{C}$ ,  $27^{\circ}\text{C}$ ,  $125^{\circ}\text{C}$  with the input frequency of 1 MHz. (a)  $V_{DDH} = 1.2\text{ V}$ ,  $V_{DDL} = 0.25\text{ V}$ , (b)  $V_{DDH} = 1.2\text{ V}$ ,  $V_{DDL} = 0.3\text{ V}$ , (c)  $V_{DDH} = 1.8\text{ V}$ ,  $V_{DDL} = 0.25\text{ V}$ , and (d)  $V_{DDH} = 1.8\text{ V}$ ,  $V_{DDL} = 0.3\text{ V}$ .

0.3 V, the output voltage is 1.2 V and 1.8 V, respectively. The average propagation delay is 36.8 ns and 52.7 ns with  $V_{DDH}$  of 1.2 V and 1.8 V. Our proposed LS circuit also achieves the lowest PDP of 478.4 nW·ns and 1823.4 nW·ns when the input voltage is 0.3 V, the output voltage is 1.2 V and 1.8 V, respectively, which is a reduction of 4.99 $\times$  and 4.65 $\times$  compared to its discrete implementation.

#### IV. CONCLUSION

In this work, we have designed an ultra-low-voltage LS circuit with embedded re-configurable logic, which is capable of carrying out two NAND and NOR logic operations with the input signals while amplifying the output signals to  $V_{DDH}$ . Besides, the timing performance against input signal arrival time variations is improved by incorporating the time-borrowing latch, enabling the design to operate at a higher frequency. Our simulation results prove that our proposed LS circuit is able to convert a minimum input voltage of 0.3 V to an output voltage max to 1.8 V when working under 1 MHz on CMOS 45nm technology. The average propagation delay and power consumption is 52.7 ns and 34.6 nW, respectively. With a reduction in number of transistors of 2.4 $\times$ , power consumption of 18 $\times$  and PDP of 4.65 $\times$  compared to the discrete implementation, our proposed LS has higher integration density and is applicable for energy-constrained SoCs.

#### REFERENCES

- [1] M. Lanuzza, F. Crupi, S. Rao, R. D. Rose, S. Strangio, and G. Iannaccone, "An ultralow-voltage energy-efficient level shifter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 1, pp. 61–65, Jan. 2017.
- [2] J. Zhou, C. Wang, X. Liu, X. Zhang, and M. Je, "An ultra-low voltage level shifter using revised Wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 3, pp. 697–706, Mar. 2015.
- [3] R. Matsuzuka, T. Hirose, Y. Shizuku, N. Kuroki, and M. Numa, "A 0.19-V minimum input low energy level shifter for extremely low-voltage VLSIs," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2015, pp. 2948–2951.
- [4] J. C. Garcia, A. Juan, and S. Nooshabadi, "Single supply CMOS up level shifter for dual voltage system," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2017, pp. 1–4.
- [5] V. L. Le and T. T.-H. Kim, "An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 5, pp. 607–611, May 2018.
- [6] N. Cuevas and E. Roa, "An all low-voltage devices level shifter with stress protection for powering events," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Oct. 2020, pp. 1–4.
- [7] S. R. Hosseini, M. Saberi, and R. Lotfi, "A high-speed and power-efficient voltage level shifter for dual-supply applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 3, pp. 1154–1158, Mar. 2017.
- [8] X. Chen, T. Zhou, J. Huang, G. Wang, and Y. Li, "A sub-100 mV ultra-low voltage level-shifter using current limiting cross-coupled technique for wide-range conversion to I/O voltage," *IEEE Access*, vol. 8, pp. 145577–145585, Aug. 2020.
- [9] S. Kabirpour and M. Jalali, "A power-delay and area efficient voltage level shifter based on a reflected-output Wilson current mirror level shifter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 2, pp. 250–254, Feb. 2020.
- [10] W. Zhao, A. B. Alvarez, and Y. Ha, "A 65-nm 25.1-ns 30.7-fJ robust sub-threshold level shifter with wide conversion range," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 7, pp. 671–675, Jul. 2015.
- [11] Y. Ho, S.-Y. Hsu, and C.-Y. Lee, "A variation-tolerant subthreshold to superthreshold level shifter for heterogeneous interfaces," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 2, pp. 161–165, Feb. 2016.
- [12] J. C. Garcia, J. A. Montiel-Nelson, and S. Nooshabadi, "Current mirror based low voltage single supply CMOS level up-shifter," in *Proc. IEEE 62nd Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2019, pp. 1–4.

- [13] A. A. Vatanjou, T. Ytterdal, and S. Aunet, "An ultra-low voltage and low-energy level shifter in 28-nm UTBB-FDSOI," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 6, pp. 899–903, Jun. 2019.
- [14] J.-C. Garcia, J. A. Montiel-Nelson, and S. Nooshabadi, "High performance CMOS level up conversion for systems with low-voltage power supply," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–5.
- [15] S. Gundala, M. M. Basha, and S. Vijayakumar, "Double current limiter high performance voltage level shifter for IoT applications," in *Proc. 5th Int. Conf. Commun. Electron. Syst. (ICCES)*, Jun. 2020, pp. 285–288.
- [16] E. Late, T. Ytterdal, and S. Aunet, "An energy efficient level shifter capable of logic conversion from sub-15 mV to 1.2 v," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 11, pp. 2687–2691, Nov. 2020.
- [17] C. J. Lukas, F. B. Yahya, and B. H. Calhoun, "An ultra-low power system on chip enabling DVS with SR level shifting latches," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–4.
- [18] P. Zhao, J. B. McNeely, P. K. Golconda, S. Venigalla, N. Wang, M. A. Bayoumi, W. Kuang, and L. Downey, "Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 17, no. 9, pp. 1196–1202, Sep. 2009.
- [19] N. Kawai, S. Takayama, J. Masumi, N. Kikuchi, Y. Itoh, K. Ogawa, A. Ugawa, H. Suzuki, and Y. Tanaka, "A fully static topologically-compressed 21-transistor flip-flop with 75% power saving," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2526–2533, Nov. 2014.
- [20] V. Venugopal, A. Bhatia, and W. Li, "Pulsed level shifter circuitry," U.S. Patent 16 804 675, Mar. 2020.
- [21] C. Ma, Y. Ji, C. Qiao, T. Zhou, L. Qi, and Y. Li, "An energy-efficient level shifter using time borrowing technique for ultra wide voltage conversion from sub-200 mV to 3.0 V," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–5.
- [22] Q. Cai, Y. Ji, C. Ma, X. Li, T. Zhou, J. Zhao, and Y. Li, "An ultra-low-voltage energy-efficient dynamic fully-regenerative latch-based level-shifter circuit with tunnel-FET & FinFET devices," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–5.
- [23] K. Chae and S. Mukhopadhyay, "A dynamic timing error prevention technique in pipelines with time borrowing and clock stretching," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 1, pp. 74–83, Jan. 2014.
- [24] M. Nejat, B. Alizadeh, and A. Afzali-Kusha, "Dynamic flip-flop conversion: A time-borrowing method for performance improvement of low-power digital circuits prone to variations," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 11, pp. 2724–2727, Nov. 2015.
- [25] K. Singh, O. A. R. Rosas, H. Jiao, J. Huiskens, and J. P. de Gyvez, "Multi-bit pulsed-latch based low power synchronous circuit design," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–5.
- [26] A. Agarwal, S. Hsu, S. Realov, M. Anders, G. Chen, M. Kar, R. Kumar, H. Sumbul, P. Knag, H. Kaul, S. Mathew, M. Kumashikar, R. Krishnamurthy, and V. De, "25.7 time-borrowing fast Mux-D scan flip-flop with on-chip timing/power/VMIN characterization circuits in 10 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 392–394.
- [27] X. Shang, M. Lu, C. Wu, Y. Xiang, J. Xu, and W. Shan, "A wide-voltage-range transition-detector with in-situ timing-error detection and correction based on pulsed-latch design in 28 nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 11, pp. 3933–3943, Nov. 2020.
- [28] S. Kabirpour and M. Jalali, "A low-power and high-speed voltage level shifter based on a regulated cross-coupled pull-up network," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 6, pp. 909–913, Jun. 2019.




**YUXIN JI** (Student Member, IEEE) received the B.S. degree from the University of Science and Technology of China, China, in 2018, and the M.Eng. degree from Shanghai Jiao Tong University, China, in 2020, respectively, where she is currently pursuing the Ph.D. degree with the Department of Micro and Nano Electronics Engineering.

Her research interest includes ultra-low power digital circuit.




**CE MA** (Student Member, IEEE) received the B.S. degree from Shanghai Jiao Tong University, China, in 2019, where he is currently pursuing the master's degree with the Department of Micro and Nano Electronics Engineering.

His research interest includes ultra-low power digital circuit.



**QIAO CAI** (Graduate Student Member, IEEE) received the B.S. degree from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2020. He is currently pursuing the Ph.D. degree with the Department of Micro/Nano Electronics, Shanghai Jiao Tong University (SJTU), Shanghai, China.

His research interest includes ultra-low power circuits and systems for next-generation wearable biomedical sensors.



**LIANG QI** (Member, IEEE) received the B.Sc. degree from Xidian University, Xi'an, China, in 2012, and the Ph.D. degree from the University of Macau, Macau, China, in 2019.

He worked with Shanghai Hisilicon, Shanghai, China, where he designed delta-sigma modulator for the receiver used in the mobile phones. He was a Visiting Scholar with Ulm University, Ulm, Germany, during his Ph.D. studies. He currently serves as an Assistant Professor with the Department of Micro/Nano Electronics, Shanghai Jiao Tong University (SJTU), Shanghai.

ment of Micro/Nano Electronics, Shanghai Jiao Tong University (SJTU), Shanghai.



**YONGFU LI** (Senior Member, IEEE) received the B.Eng. and Ph.D. degrees from the Department of Electrical and Computing Engineering, National University of Singapore (NUS), Singapore.

He is currently an Associate Professor with the Department of Micro and Nano Electronics Engineering and MoE Key Laboratory of Artificial Intelligence, Shanghai Jiao Tong University, China. He was a Research Engineer with NUS, from 2013 to 2014. He was with GLOB-

ALFOUNDRIES as a Senior Engineer, from 2014 to 2016; a Principal Engineer, from 2016 to 2018; and a member of technical staff, from 2018 to 2019; currently a Design-to-Manufacturing (DFM) Computer-Aided Design (CAD) Research and Development Engineer. His research interests include analog/mixed signal circuits, data converters, power converters, biomedical signal processing with deep learning technique, and DFM circuit automation.

• • •



**CHAO WANG** (Student Member, IEEE) is currently pursuing the B.S. degree with the Department of Micro and Nano Electronics Engineering, Shanghai Jiao Tong University, China. His research interests include re-configurable analog front-end circuits and data converters.