

Received March 16, 2021, accepted April 15, 2021, date of publication April 21, 2021, date of current version April 29, 2021. Digital Object Identifier 10.1109/ACCESS.2021.3074637

# Linear Equivalent Model for VHF Class $\Phi_2$ Inverter Based on Spectrum Quantification Method to Reduce GaN Reverse Conduction Loss

## DESHENG ZHANG<sup>1</sup>, DIAN LYU<sup>©1</sup>, MING ZHANG<sup>2</sup>, MENGXUE DONG<sup>3</sup>, RUN MIN<sup>©1</sup>, (Member, IEEE), QIAO ZHANG<sup>©4</sup>, (Member, IEEE), QIAOLING TONG<sup>©1</sup>, (Member, IEEE), AND XUECHENG ZOU<sup>1</sup>

<sup>1</sup>School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China
 <sup>2</sup>Beijing Institute of Spacecraft System Engineering, China Academy of Space Technology, Beijing 100089, China
 <sup>3</sup>Shanghai Institute of Space Power Sources, Shanghai 201100, China
 <sup>4</sup>School of Automation, Wuhan University of Technology, Wuhan 430070, China

Corresponding author: Qiao Zhang (zqhustcc@163.com)

**ABSTRACT** Reverse conduction loss of GaN high electron mobility transistors (HEMTs) in very high frequency (VHF) converters is non-neglectable due to the absence of body diode. To reduce the reverse conduction time, this paper proposes a linear equivalent model for class  $\Phi_2$  inverter to derive optimal duty cycles for different working conditions. The proposed model is derived from frequency-domain perspective, which simplifies the derivation process and provides an intuitive physical insight for class  $\Phi_2$  inverter. Firstly, the power switch is modeled as a current source according to time-domain expressions of inductor current, which simplifies the circuit to a linear network. Based on quantitative analysis of the current source spectrum characteristics, the linear network response to the current excitation is derived, which forms the linear equivalent model. Then, drain voltage of the main switch under different working conditions is obtained. With the zero-crossing point of the drain voltage, numerical solutions of the optimal duty cycles are calculated. Finally, the optimal duty cycles are implemented with a high-resolution duty cycle generation circuit in a 27.12MHz prototype, which achieves not only a peak efficiency of 93.6% at full load, but also higher efficiency over the whole load and input voltage range compared to conventional fixed duty cycle.

**INDEX TERMS** GaN HEMTs, reverse conduction loss, very high frequency, class  $\Phi_2$  inverter, linear equivalent model, spectrum quantification.

#### **I. INTRODUCTION**

Resonant inverters are widely used in wireless power transfer systems [1], [2], resonant dc-dc power converters [3]–[5] and radio-frequency power amplifiers [6]. To improve the power density and performance of power systems, very high frequency (VHF) resonant power converters are widely explored in recent years [7]–[9]. As the switching frequency increasing to tens of MHz, GaN high electron mobility transistors (HEMTs) are preferred because of their advantages of fast switching speed, low switching loss and low drive power [10], [11]. However, due to the absence of body diode, the reverse conduction voltage of GaN HEMTs is much higher than that of Si MOSFET, as shown in Fig 1, which increases the reverse conduction loss and degrades

The associate editor coordinating the review of this manuscript and approving it for publication was Inam Nutkani<sup>10</sup>.

efficiency [12], [13]. Furthermore, reverse conduction time in VHF resonant power converters is sensitive to working conditions [14], where the drain voltage of main power switch deviates as the load or input voltage varies. Since a fixed driving signal is usually used to control the power switch [15]–[18], the reverse conduction time often increases by the deviated drain voltage, leading to higher losses.

In order to reduce the reverse conduction time of GaN HEMTs, reverse conduction detection circuits implemented in gate driver ICs are proposed [19]–[22]. In [23], a gate side detection circuit is designed according to the transient voltage of gate-to-source capacitor. The power switch turns on at the transient completing moment. However, the minimum resolution of driving signal is 15ns, which is unacceptable for VHF operation. To improve the detection resolution, the reverse conduction duration is directly detected at the switching node [24]. Based on the detected duration, the driving signal



**FIGURE 1.** Reverse conduction characteristics of (a) Si MOSFET and (b) GaN HEMTs.

is updated by a close loop correction circuit in the next switching cycle. Although the detection circuit can provide a high resolution of 0.66ns, the maximum operation frequency is limited to 10MHz due to the delay of the correction circuit. The detection-based circuits provide a solution to reduce reverse conduction time regardless of input voltage and load, but the switching frequency is constrained by detection circuit delay. Furthermore, the detection circuit is sensitive to parasitic inductance of PCB trace, which may cause difficulties to debug.

Comparatively, model-based method provides a flexible solution to reduce the reverse conduction time. Resistance compression networks are added at the output port of inverter stage to reduce load sensitivity [25]-[27], which reduce reverse conduction loss over a wide load range. But the additional passive components increase the complexity and cost of converters. Without changing the circuit topology, a digital adaptive driving schema based on a state-space model is implemented with a buffer chain [28]. However, output voltage variations are not considered in the derivation process. To improve efficiency of class E converter under a wide input and output range, the optimal driving signals are predicted by solving differential equations of the circuit [29]. Although the working conditions are greatly extended, the maximum working frequency is limited by the performance of commercial digital controllers. Besides, the differential equations for class  $\Phi_2$  converter are complicated. In the mentioned models, intuitive physical insight for VHF power converters is not provided. Furthermore, the limited duty cycle resolution constrains the application of the model in higher frequency.

To address above issues, a linear equivalent model for class  $\Phi_2$  inverter is proposed to derive the optimal duty cycles over wide input voltage and load range. The basic idea is to model the power switch as a current source, which simplifies the circuit to a linear network. By deriving the network response to the current source excitation, analytical expression of power switch drain voltage is derived. With the zero-crossing point of derived drain voltage, optimal duty cycles under different input voltage and load are calculated. Furthermore, the optimal duty cycles are generated from a high-resolution



**FIGURE 2.** Topology of class  $\Phi_2$  inverter.



FIGURE 3. Typical drain voltage of class  $\Phi_2$  inverter and its harmonics.

duty cycle generation circuit. By measuring input voltage and input current, the duty cycle is adjusted to the optimal value accordingly. With the proposed model and derived optimal duty cycles, the reverse conduction loss of GaN HEMT is significantly reduced from 551.7mW to 27.8mW in a class  $\Phi_2$  inverter prototype operating at 27.12MHz. This paper expands from our earlier conference publication [30], where initial experimental results are provided. Here, detailed theoretical analysis considering the non-linear characteristics of GaN output capacitor are presented and extended experimental results are provided.

The rest of this paper is organized as follows. In Section II, the influence of input voltage and load on GaN reverse conduction loss is discussed. In Section III, the linear equivalent model of class  $\Phi_2$  inverter is proposed to derive the optimal duty cycle under different working conditions. Furthermore, a high-resolution duty cycle generation circuit is proposed to realize the optimal duty cycles. In Section IV, the proposed model and derived optimal duty cycles are verified by experimental results. Finally, a brief conclusion is given in Section V.

## II. REVERSE CONDUCTION LOSS OF GAN HEMTS WITH CONVENTIONAL FIXED DUTY CYCLE

The topology of class  $\Phi_2$  inverter is shown in Fig 2, which is regarded as three parts: main switch (GaN HEMT), a resonant network and an output network. By carefully designing the resonant network, the drain voltage is shaped as Fig 3, where the second harmonic is absorbed by  $L_M - C_M$  branch. Therefore, the drain voltage is dominated by the fundamental and third harmonic, which greatly reduces drain voltage stress compared to class E topology.



**FIGURE 4.** Non-linear characteristic of output capacitance of GaN HEMTs. (a) C<sub>oss</sub> of EPC2019 with respect to junction voltage. (b) equivalent resonant capacitance in class  $\Phi_2$  inverter under different input voltage.



FIGURE 5. Zds characteristics under different input voltage.

However, the drain voltage is sensitive to working conditions since it is determined by the switching node impedance  $(Z_{ds})$  characteristics. For examples, as load or input voltage varies, the characteristics of  $Z_{ds}$  changes, leading to a deviated drain voltage. Nevertheless, the driving signals in conventional VHF power converters remain unchanged, which increases reverse conduction time and loss. The details of the increase in reverse conduction loss are as follows.

### A. REVERSE CONDUCTION LOSS WHEN INPUT VOLTAGE VARIES

Due to the non-linear characteristic of the output capacitance ( $C_{oss}$ ) of GaN HEMTs, the value of resonant capacitor  $C_{eq} + C_F$  changes as input voltage varies. As shown in Fig 4, the equivalent capacitance  $C_{eq}$  decreases as input voltage increases, which affect the impedance characteristics of  $Z_{ds}$  as shown in Fig 5. It shows that the phase of  $Z_{ds}$  at switching frequency ( $f_s$ ) increases as input voltage increases. The increased phase implies that  $Z_{ds}$  shows more inductive characteristic at  $f_s$ , and the phase of  $v_{ds}$  fundamental component increases as input voltage increases. Therefore, the drain voltage waveform is affected. With unchanged driving signal,  $v_{ds}$  reduces to zero before the power switch is turned



**FIGURE 6.** Drain voltage of class  $\Phi_2$  inverter under different input voltage. (a)  $v_{in} = 25V$ ,  $R = 18\Omega$ . (b)  $v_{in} = 40V$ ,  $R = 18\Omega$ .



**FIGURE 7.** Z<sub>ds</sub> characteristics under different load.

on, and reverse conduction loss of GaN HEMTs is induced which degrades the overall power efficiency.

Simulation results for class  $\Phi_2$  inverter under different input voltage is given in Fig 6, where the specifications are the same as those in experiments. As shown in Fig 6(a), when  $v_{in} = 25V$ , the power switch is turned on immediately when the drain voltage reduces to 0 with no reverse conduction loss produced. Comparatively, when  $v_{in} = 40V$ , the drain voltage reduces to 0 before the power switch is turned on in Fig 6(b), which induces reverse conduction loss. As input voltage increases from 25V to 40V, the reverse conduction time increases from approximately 0.2ns to 2.6ns, and the reverse conduction loss increases from 3.6mW to 213.1mW.

#### **B. REVERSE CONDUCTION LOSS WHEN LOAD VARIES**

When load resistance changes, the switching node impedance characteristics change as shown in Fig 7. The phase of  $Z_{ds}$  increases as the load resistance decreases, which implies



**FIGURE 8.** Drain voltage of class  $\Phi_2$  inverter under different load resistance. (a)  $v_{in} = 40V$ ,  $R = 25\Omega$ . (b)  $v_{in} = 40V$ ,  $R = 10\Omega$ .

more inductive impedance characteristic and longer reverse conduction time.

Simulation results for class  $\Phi_2$  inverter under different load is given in Fig 8. As load resistance decreases from 25 $\Omega$ to 10 $\Omega$ , the reverse conduction time increases from 0.4ns to 3.4ns, and the reverse conduction loss of GaN HEMTs increases from 43.0mW to 551.7mW.

In conclusion, when load or input voltage varies, the reverse conduction loss of GaN HEMTs in VHF class  $\Phi_2$ inverter increases significantly, which degrades the overall power efficiency. To reduce reverse conduction loss of GaN HEMT, the power switch should be turned on immediately once  $v_{ds}$  reduces to zero. Therefore, the duty cycle of driving signal should be adjusted accordingly under different working conditions.

## III. LINEAR EQUIVALENT MODEL AND OPTIMAL DUTY CYCLES

To reduce the reverse conduction time of GaN HEMT in VHF class  $\Phi_2$  inverter, the linear equivalent model is proposed. Based on the model, numerical solutions for optimal cycles under different working conditions are calculated. Furthermore, the optimal duty cycles are realized through a high-resolution duty cycle generation circuit, which significantly reduces the reverse conduction time and improves overall efficiency.

#### A. ANALYTICAL EXPRESSIONS OF INDUCTOR CURRENT

The switch current is derived by solving the analytical expressions of inductor current. As shown in Fig 2, there are three inductors  $L_F$ ,  $L_M$ ,  $L_S$  in class  $\Phi_2$  inverter. By analyzing the current of these inductors, the switch current is derived. To simplify the analysis, reasonable assumptions are made that the on-resistance of power switch is zero and the output capacitance is absorbed in  $C_{\rm F}$ .

Firstly, when the power switch is on, the voltage across  $L_{\rm F}$  is  $v_{\rm in}$ , and the current of  $L_{\rm F}$  increases linearly during the switching on time. Besides, the average value of  $i_{\rm LF}$  equals to average input current, which is estimated using output power and input voltage. Therefore, the analytical expression of  $i_{\rm LF}$  is derived as (1).

$$i_{\rm LF}(t) = i_{\rm in,avg} + \frac{v_{\rm in}}{L_{\rm F}}(t - \frac{t_{\rm on}}{2}) \quad t \in [0, t_{\rm on}].$$
 (1)

Then the current of  $L_S$  ( $i_{LS}$ ) is modeled by analyzing the typical  $v_{ds}$  waveform and considering the output network impedance characteristics. Class  $\Phi_2$  inverter is developed to reduce drain voltage stress of power switch devices. By carefully choosing the resonant components,  $Z_{ds}$  satisfies following constrains:

- The magnitude of  $Z_{ds}$  at the second harmonic is zero, so that the second harmonic of drain voltage is absorbed, and the peak drain voltage is reduced.
- The magnitude of  $Z_{ds}$  at fundamental frequency is 4-8dB larger than the magnitude at the third harmonic.
- The phase of  $Z_{ds}$  at fundamental frequency is between 30 and 60 degrees.

With such a resonant network, the fundamental and third harmonic of  $v_{ds}$  dominate, whereas the second harmonic is neglectable. Besides, as shown in Fig 3, the typical waveform of  $v_{ds}$  is usually symmetrical, so the phase difference between fundamental component and third harmonic is approximately zero. Therefore, the AC component of a typical  $v_{ds}$  is approximated as:

$$v_{\rm ds,ac}(t) = V_1 \sin(\omega_{\rm s} t + \theta_{\rm typ}) + V_3 \sin(3\omega_{\rm s} t + 3\theta_{\rm typ}), \quad (2)$$

where  $\omega_s$  is the switching frequency and  $\theta_{typ}$  is the typical fundamental component phase of drain voltage in Fig 3.  $V_1$ ,  $V_3$  are the magnitudes of fundamental component and the third harmonic respectively.

The impedance of output network is calculated by:

$$Z_{\rm L}(s) = \frac{1 + sRC_{\rm S} + s^2 L_{\rm S} C_{\rm S}}{sC_{\rm S}}.$$
 (3)

Therefore,  $i_{LS}$  is approximated to:

$$\dot{u}_{\rm LS}(t) = \frac{V_1}{|Z_{\rm L}(j\omega_{\rm s})|} \sin(\omega_{\rm s}t + \theta_{\rm typ} - \angle Z_{\rm L}(j\omega_{\rm s})) + \frac{V_3}{|Z_{\rm L}(3j\omega_{\rm s})|} \sin(3\omega_{\rm s}t + 3\theta_{\rm typ} - \angle Z_{\rm L}(3j\omega_{\rm s})),$$
(4)

Subscribing *R* into (5), the output power is calculated by:

$$P_{\text{out}} = \left(\frac{V_1}{|Z_{\text{L}}(j\omega_{\text{s}})|\sqrt{2}}\right)^2 R + \left(\frac{V_3}{|Z_{\text{L}}(3j\omega_{\text{s}})|\sqrt{2}}\right)^2 R.$$
 (5)

With the derived output power and input voltage, the average input current is calculated by:

$$i_{\rm in,avg} \approx \frac{P_{\rm out}}{v_{\rm in}}.$$
 (6)



**FIGURE 9.** Simulated  $i_{ds}$  and modeled  $i_{ds}$  under different working conditions. (a)  $R = 25\Omega$ ,  $v_{in} = 40V$ . (b)  $R = 2.5\Omega$ ,  $v_{in} = 40V$ .



FIGURE 10. Linear equivalent model for class  $\Phi_2$  inverter.

The current of  $L_{\rm M}$  ( $i_{\rm LM}$ ) only contains the second harmonic because the resonant frequency of  $L_{\rm M} - C_{\rm M}$  branch is exactly  $2\omega_{\rm s}$ ,

$$i_{\rm LM} = I_{\rm LM} \sin(2\omega_{\rm s}t + \theta_{2,\rm typ}), \tag{7}$$

where  $\theta_{2,typ}$  is the typical phase of  $i_{LM}$ . Combining the analyzing result of  $i_{LF}$ ,  $i_{LS}$  and  $i_{LM}$ ,  $i_{ds}$  is derived as:

$$i_{\rm ds} = \begin{cases} i_{\rm LF} - i_{\rm LM} - i_{\rm LS} & t \in [0, t_{\rm on}] \\ 0 & t \in [t_{\rm on}, T] , \end{cases}$$
(8)

where *T* is the switching period of the inverter. To verify the accuracy of the  $i_{ds}$  model, an example is given in Fig 9, which shows that the model and the simulated waveform highly match under different load.

## B. LINEAR EQUIVALENT MODEL AND NUMERICAL SOLUTIONS FOR OPTIMAL DUTY CYCLES

To simplify the analysis, the power switch is modeled as a current source based on the derived  $i_{ds}$ , which converts the circuit to a linear network in Fig 10. With the network response under the current source excitation,  $v_{ds}$  under different working conditions is derived, and the reverse conduction time is calculated to optimize the duty cycles.

As indicated in Fig 3,  $v_{ds}$  mainly composes of DC, fundamental component, and the third harmonic. According to inductor volt-second balance, the DC value of  $v_{ds}$  equals  $v_{in}$ . The fundamental and third harmonic is determined by  $i_{ds}$  and  $Z_{ds}$ . As a linear network, the fundamental and third harmonic of  $i_{ds}$ ,  $v_{ds}$  satisfy

$$v_{ds,\omega s} = -|Z_{ds}(j\omega_s)| \cdot |F_{ids}(\omega_s)|$$
  
 
$$\cdot \sin(\omega_s t + \angle F_{ids}(\omega_s) + \angle Z_{ds}(j\omega_s))$$
  
 
$$v_{ds,3\omega s} = -|Z_{ds}(j3\omega_s)| \cdot |F_{ids}(3\omega_s)|$$



**FIGURE 11.** Modeled and simulated  $v_{ds}$  under different working conditions. (a)  $R = 25\Omega$ ,  $v_{in} = 40V$ . (b)  $R = 2.5\Omega$ ,  $v_{in} = 40V$ .

$$\cdot \sin(3\omega_{\rm s}t + \angle F_{\rm ids}(3\omega_{\rm s}) + \angle Z_{\rm ds}(j3\omega_{\rm s})), \quad (9)$$

where  $v_{ds,\omega s}$  is the fundamental component of  $v_{ds}$  and  $v_{ds,3\omega s}$  is the third harmonic of  $v_{ds}$ . The Fourier Series of  $i_{ds}$  is calculated by

$$F_{\rm ids}(\omega) = \frac{2}{T} \int_0^T i_{\rm ds}(t) e^{-j\omega t} dt, \qquad (10)$$

Furthermore,  $Z_{ds}$  is calculated by:

$$Z_{\rm ds}(s) = \frac{sL_{\rm F}(1+s^2L_{\rm M}C_{\rm M})}{1+s^2(L_{\rm M}C_{\rm M}+L_{\rm F}C_{\rm F}+L_{\rm F}C_{\rm M})+s^4L_{\rm M}C_{\rm M}L_{\rm F}C_{\rm F}}//Z_{\rm L}(s).$$
(11)

Therefore, when power switch is OFF, the analytical expression of  $v_{ds}$  is calculated by

$$v_{\rm ds,off} = v_{\rm in} + v_{\rm ds,\omega s} + v_{\rm ds,3\omega s}.$$
 (12)

Furthermore, by solving the zero-crossing point of  $v_{ds}$  according to (12), the end ( $t_1$ ) and the beginning time ( $t_2$ ) of resonant process are calculated. Turning on the power switch at  $t_1$  and turning it off at  $t_2$  can effectively reduce the reverse conduction time. During  $t_1$  to  $t_2$ ,  $v_{ds}$  is clamped to zero by the power switch. Therefore,  $v_{ds}$  is derived as:

$$v_{\rm ds} = \begin{cases} 0 & t \in [0, t_2 - t_1] \\ v_{\rm in} + v_{\rm ds, \omega s} + v_{\rm ds, 3\omega s} & t \in [t_2 - t_1, T] \end{cases}$$
(13)

A comparison between the modeled and simulated results is given in Fig 11, where the specifications are the same as those used in experiments. Despite the load varies, there is no big difference between the  $v_{ds}$  model and the simulated waveform.

Based on the analysis above, the optimal duty cycles are calculated by (14).

$$D_{\rm opt} = \frac{t_2 - t_1}{T}.$$
 (14)

The optimal duty cycles under different load resistance and input voltage are calculated in MATLAB and given in Fig 12. It shows that when the load resistance decreases or input voltage increases, adapting the duty cycle to a larger value can effectively reduce the reverse conduction time of GaN HEMT.



**FIGURE 12.** Optimal duty cycles for different working conditions (a) optimal duty cycles under different input voltage and load. (b) when  $v_{in} = 40V$ , optimal duty cycles with respect to load. (c) when  $R = 25\Omega$ , optimal duty cycles with respect to input voltage.

## C. LOSS MODEL AND LOAD ESTIMATION

To apply the optimal duty cycles, the working conditions need to be observed. In the followings, input power and losses in VHF class  $\Phi_2$  inverter are calculated to estimate load resistance. The input power is calculated by:

$$P_{\rm in} = v_{\rm in} i_{\rm in}. \tag{15}$$

The conduction loss caused by power switch is estimated based on  $i_{ds}$  and  $R_{ds,on}$ . However, the static  $R_{ds,on}$  value given in datasheet is not accurate for VHF operation, and the dynamic  $R_{ds,on}$  is roughly 4-6 times the value given in datasheet [31]. Therefore, the conduction loss of power switch is calculated by (16).

$$P_{\rm sw, on} = i_{\rm ds, \, rms}^2 5 R_{\rm ds, \, on}.$$
 (16)

In Section III. B, the analytical expression of  $i_{LM}$ ,  $i_{LS}$  is derived. Therefore, the losses caused by  $L_M$  and  $L_S$  is calculated by:

$$P_{\rm LM} = i_{\rm LM, \, rms}^2 R_{\rm LM, \, ac}$$
$$P_{\rm LS} = i_{\rm LS, \, rms}^2 R_{\rm LS, \, ac}.$$
(17)

The loss of  $L_{\rm F}$  is approximated to

$$P_{\rm LF} = 2 \cdot i_{\rm LFon, \, rms}^2 R_{\rm LM, \, ac}, \qquad (18)$$

where  $i_{\text{LFon,rms}}$  is the root-mean-square (rms) value of  $i_{\text{LF}}$  during switching-on time. With the derived optimal duty cycles, the reverse conduction loss of GaN HEMTs is



FIGURE 13. Relationship between load resistance and output power.



FIGURE 14. Optimal duty cycle with respect to input current and input voltage.

neglected. Therefore, the total loss of the inverter is calculated by (19), and the output power is estimated as (20).

$$P_{\text{Loss}} = P_{\text{sw,on}} + P_{\text{LM}} + P_{\text{LS}} + P_{\text{LF}}.$$
 (19)

$$P_{\rm out} = P_{\rm in} - P_{\rm Loss}.$$
 (20)

Furthermore, based on FHA (fundamental harmonic approximation), the output power is calculated by:

$$P_{\rm out} \approx \left| \frac{1}{R_{\rm Load} + j\omega_s L_s} \right|^2 \frac{V_1^2 R}{2}.$$
 (21)

The relationship between R and  $P_{out}$  is plotted in Fig 13. For a given  $P_{out}$ , there are two solutions for R. Discard the invalid solution, the load resistance is calculated by (22).

$$R = \frac{V_1^2 - \sqrt{V_1^4 - 16L_s^2 P_{\text{out}}^2 \omega_s^2}}{4P_{\text{out}}}.$$
 (22)

With the derived load resistance, measured input voltage and average input current, the duty cycles under different working conditions can be adjusted to the optimal value.

#### D. REALIZATION OF OPTIMAL DUTY CYCLES

Based on the results of Section III. B and C, the optimal duty cycles under different input voltage and input current are given in Fig 14, where the specifications are the same as those in experiments.

The optimal duty cycles are realized using a high-resolution duty cycle generation circuit and a DSP Controller, as shown in Fig 15. The numerical solutions of optimal duty cycles



FIGURE 15. Realization of the derived optimal duty cycles.

under different working conditions are programed in the DSP controller. By measuring the input voltage and input current using 2 ADC modules, the optimal duty cycle  $D_{opt}$  is selected accordingly. The selected  $D_{opt}$  is then converted to an analog voltage  $v_{comp}$  by a DAC module. Finally, the duty cycle of gate driving signal is modulated by the high-resolution duty cycle generation circuit.

The generation circuit is designed delicately, since the resolution of commercial digital controller is low for VHF operation. Working principle of the circuit is explained as follows. Firstly, a square wave with approximately 0.5 duty cycle is generated by commercial MEMS clock oscillator. Then, a RC low pass filter converts the original square wave to a ramp signal. Finally, the signal is compared to a reference voltage  $v_{\rm comp}$  using a high-speed comparator to generate a square wave, where the duty cycle can be adjusted by changing the reference voltage  $v_{\text{comp}}$ . Note that in the latest paper [29], duty cycle and frequency modulations are used to extend the input/output voltage range for HF DC/DC converters. The switching frequency is 2MHz, where commercial digital controller can still provide a square wave with adjustable duty cycle and frequency. However, as the frequency rises up to tens of MHz, full digital approach cannot satisfy the need for high-resolution driving signals. Therefore, the proposed circuit can be used to generate a square wave with adjustable duty cycle and frequency by replacing the clock oscillator with a voltage-controlled oscillator (VCO).

With the derived results and proposed circuit, the optimal duty cycles are implemented, which reduce the reverse conduction time of GaN HENTs and improve overall power efficiency.

#### **IV. EXPERIMENTAL RESULTS**

To verify the effectiveness of proposed model and derived optimal duty cycles, a class  $\Phi_2$  inverter prototype is built, as shown in Fig 16. The experimental circuit is designed for the inverter stage of a wireless power transfer system.



FIGURE 16. Prototype of class  $\Phi_2$  inverter. (a)Main power stage. (b) DSP control board and high-resolution duty cycle generation circuit.

TABLE 1. Specifications of the prototype.

Components	Proposed method		
$L_S$	150nH (6 turns of 1.3mm diameter copper		
	wire with inner diameter 4.6mm)		
Cs	4.7nF		
$L_{\rm F}$	143nH		
	3 2929SQ-431 in parallel		
$C_{\rm F}$	$47 pF + C_{OSS} (190 pF)$		
$L_{M}$	430nH		
	2929SQ-431GEC		
$C_M$	20pF		
$C_{IN}$	4.7µF		
R	$2.5 \sim 25 \Omega$		
	Thick-film resistor		
Switch	EPC2019		
Gate drive	ate drive 3 NC7WZ17 in parallel		

The specifications of the inverter are shown in TABLE 1. The main switching component is a GaN HEMT from EPC (EPC2019). The gate driver is realized through 3 parallel high-speed buffers (NC7WZ17), since commercially available gate driver IC cannot operate properly at such a high frequency. The buffer is placed as close as possible to the main switch to reduce the parasitic inductance of gate driving path. Resonant inductors are realized using Coilcraft air-core inductors, and the resonant capacitor are realized with COG Multiplayer Ceramic Chip Capacitors (MLCCs). The main DSP controller is TMS320F280049, which selects the optimal duty cycle according to input voltage and input current. The high-resolution duty cycle generation circuit generates the driving signal, which minimizes the reverse conduction time.

Experiments with conventional fixed duty cycle and proposed optimal duty cycles are both carried out to prove the effectiveness of derived optimal duty cycles.

## A. DRAIN VOLTAGE WITH DIFFERENT CONTROL METHODS

The measured data is imported and replotted in MATLAB to better present the results. The drain and output voltage



**FIGURE 17.** Drain and output voltage waveforms under different working conditions with different control. (a) drain voltage when  $v_{in} = 40V$ ,  $R = 25\Omega$ . (b) output voltage when  $v_{in} = 40V$ ,  $R = 25\Omega$ . (c) drain voltage when  $v_{in} = 40V$ ,  $R = 10\Omega$ . (d) output voltage when  $v_{in} = 40V$ ,  $R = 10\Omega$ . (e) drain voltage when  $v_{in} = 30V$ ,  $R = 10\Omega$ . (f) output voltage when  $v_{in} = 30V$ ,  $R = 10\Omega$ .

waveforms under the same working condition with different duty cycles are plotted in the same figure to emphasize the performance comparison.

Fig 17(a) shows the drain voltage when  $R = 25\Omega$  and  $v_{\rm in} = 40$ V. It shows that the drain voltage waveforms with conventional fixed duty cycle and proposed optimal duty cycles are the same. The power switch is turned on immediately when  $v_{\rm ds}$  reaches 0 with no reverse conduction loss produced. Fig 17(b) shows the output voltage when  $R = 25\Omega$  and  $v_{\rm in} = 40$ V, which indicates the proposed method does not affect the output voltage of the inverter. Fig 17(c) and Fig 17(d) show the results when  $R = 10\Omega$ ,  $v_{\rm in} = 40$ V. The output voltage waveforms under fixed

and optimal duty cycles are still the same. However, as the load resistance reduces from  $25\Omega$  to  $10\Omega$ , the drain voltage reduces to zero before the power switch is turned on with conventional fixed duty cycle. The reverse conduction time increases to 3.6ns, which induces reverse conduction loss and degrades power efficiency. Comparatively, the reverse conduction loss is reduced to 0.4ns with proposed optimal duty cycle, which improves the overall power efficiency. Moreover, as shown in Fig 17(e), when the input voltage reduces from 40V to 30V, the reverse conduction time with fixed duty cycle is 2.8ns. With proposed optimal duty cycle, the reverse conduction time is significantly reduced to 0.4ns.

VOLUME 9, 2021



FIGURE 18. Overall efficiency under different load with different control (a) $v_{in} = 40V$  (b) $v_{in} = 30V$ .

TABLE 2. Reverse conduction time under different control.

		Reverse conduction time		
$v_{\rm in}$	$R_{ m load}$	Reverse conduction time		
		Conventional control	Proposed control	
40V	$25\Omega$	0.0ns	0.0ns	
40V	$16\Omega$	2.5ns	0.4ns	
40V	$10\Omega$	3.6ns	0.5ns	
40V	$5\Omega$	4.1ns	0.5ns	
30V	$25\Omega$	0.0ns	0.0ns	
30V	$16\Omega$	1.8ns	0.3ns	
30V	$10\Omega$	2.8ns	0.4ns	
30V	5Ω	3.3ns	0.4ns	

The reverse conduction time under different working conditions with different control is shown in TABLE 2. It shows that the optimal duty cycles significantly reduce the reverse conduction time over the whole input voltage and load resistance range.

### B. OVERALL EFFICIENCY AND LOSS BREAKDOWN UNDER DIFFERENT CONTROL METHODS

The efficiency under different working conditions with different control methods is measured and shown in Fig 18. The input power is obtained by measuring dc input voltage and dc input current with multimeter FLUKE 15B+. The output voltage is measured by oscilloscope MDO3054 with a bandwidth of 500MHz and a sample rate of 5GS/s. The root mean square (RMS) value of output voltage is then calculated based on the measured waveform. Furthermore, the output power is obtained by the RMS value of output voltage and the knowledge of load resistance.

Similar efficiency trend is achieved with respect to load resistance when  $v_{in} = 40V$  and  $v_{in} = 30V$ , as shown respectively in Fig 18(a) and Fig 18(b). When  $R = 25\Omega$ , the efficiency under both fixed duty cycle and optimal duty cycle is 93.6%, since there is no reverse conduction loss under this working condition. However, as the load resistance reduces, higher efficiency is achieved with proposed optimal duty cycles since the reverse conduction time is significantly



**FIGURE 19.** Loss breakdown under different control when  $v_{in} = 40V$ ,  $R = 10\Omega$ .

reduced. As shown in Fig 18, the proposed optimal duty cycles achieve higher efficiency over the whole load range. At full load when  $v_{in} = 40V$ , a peak efficiency of 93.6% is achieved. At light load when  $v_{in} = 40V$ , the efficiency with derived optimal duty cycle is 78.4%, while the efficiency with conventional method is 74.2%, an improvement of 4.2% is achieved.

To quantify the changes of each loss, loss breakdown when  $v_{in} = 40V$ ,  $R = 10\Omega$  is simulated and given in Fig 19. It shows that the reverse conduction loss of GaN HEMT is significantly reduced from 551.7mW to 27.8mW, an improvement of 523.9mW is achieved. This result indicates that reverse conduction loss of GaN HEMT is greatly reduced with derived optimal duty cycles. As a result, obvious overall efficiency improvement under proposed optimal duty cycles is achieved compared with conventional fixed duty cycle.

#### **V. CONCLUSION**

This paper proposes a linear equivalent model for VHF class  $\Phi_2$  to derive the optimal duty cycles under different

working conditions, which reduce the reverse conduction time of GaN HEMT and improve the overall efficiency. The non-linear characteristic of GaN HEMT output capacitance is considered to improve the accuracy of the model. Based on the model, comprehensive analysis of  $v_{ds}$  waveform under different working conditions are presented, which provide an intuitive physical insight to VHF class  $\Phi_2$  inverter. Furthermore, numerical solutions for optimal duty cycles under different working conditions are calculated based on the model. Finally, a high-resolution duty cycle generation circuit is designed to realize the derived duty cycles, which significantly reduce the reverse conduction time of GaN HEMT. A class  $\Phi_2$  inverter prototype operating 27.12MHz is built to verify the effectiveness of proposed method. The GaN HEMT is turned on immediately once  $v_{ds}$  reduces to zero which significantly reduces the reverse conduction loss. Therefore, higher efficiency is achieved with proposed control method across the whole input voltage and load range.

#### REFERENCES

- [1] L. Gu, G. Zulauf, A. Stein, P. A. Kyaw, T. Chen, and J. M. R. Davila, "6.78-MHz wireless power transfer with self-resonant coils at 95% DC–DC efficiency," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2456–2460, Mar. 2021.
- [2] J. Choi, J. Xu, R. Makhoul, and J. M. R. Davila, "Implementing an impedance compression network to compensate for misalignments in a wireless power transfer system," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4173–4184, May 2019.
- [3] W. Liang, J. Glaser, and J. Rivas, "13.56 MHz high density DC-DC converter with PCB inductors," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2013, pp. 633–640.
- [4] Y. Guan, Y. Wang, W. Wang, and D. Xu, "A high-performance isolated high-frequency converter with optimal switch impedance," *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5165–5176, Jul. 2019.
- [5] J. Choi, J. Xu, R. Makhoul, and J. Rivas, "Design of a 13.56 MHz DCto-DC resonant converter using an impedance compression network to mitigate misalignments in a wireless power transfer system," in *Proc. IEEE 19th Workshop Control Modeling Power Electron. (COMPEL)*, Jun. 2018, pp. 1–7.
- [6] L. Gu, G. Zulauf, Z. Zhang, S. Chakraborty, and J. Rivas-Davila, "Pushpull class Φ<sub>2</sub> RF power amplifier," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10515–10531, Oct. 2020.
- [7] Y. Wang, O. Lucia, Z. Zhang, Y. Guan, and D. Xu, "Review of very high frequency power converters and related technologies," *IET Power Electron.*, vol. 13, no. 9, pp. 1711–1721, Jul. 2020.
- [8] D. J. Perreault, J. Hu, J. M. Rivas, Y. Han, O. Leitermann, R. C. N. Pilawa-Podgurski, A. Sagneri, and C. R. Sullivan, "Opportunities and challenges in very high frequency power conversion," in *Proc.* 24th Annu. IEEE Appl. Power Electron. Conf. Expo., Feb. 2009, pp. 1–14.
- [9] A. Knott, T. M. Andersen, P. Kamby, J. A. Pedersen, M. P. Madsen, M. Kovacevic, and M. A. E. Andersen, "Evolution of very high frequency power supplies," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 3, pp. 386–394, Sep. 2014.
- [10] Z. Zhang, X. Zou, Z. Dong, Y. Zhou, and X. Ren, "A 10-MHz eGaN isolated class-φ<sub>2</sub> DCX," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2029–2040, Mar. 2017.
- [11] G. Zulauf, Z. Tong, J. D. Plummer, and J. M. Rivas-Davila, "Active power device selection in high- and very-high-frequency power converters," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6818–6833, Jul. 2019.
- [12] W. Lee, D. Han, W. Choi, and B. Sarlioglu, "Reducing reverse conduction and switching losses in GaN HEMT-based high-speed permanent magnet brushless DC motor drive," in *Proc. IEEE Energy Convers. Congr. Expo.* (ECCE), Oct. 2017, pp. 3522–3528.

- [13] C. Sorensen, M. L. Fogsgaard, M. N. Christiansen, M. K. Graungaard, J. B. Norgaard, C. Uhrenfeldt, and I. Trintis, "Conduction, reverse conduction and switching characteristics of GaN E-HEMT," in *Proc. IEEE* 6th Int. Symp. Power Electron. Distrib. Gener. Syst. (PEDG), Jun. 2015, pp. 1–7.
- [14] Y. Yanagisawa, Y. Miura, H. Handa, T. Ueda, and T. Ise, "Characteristics of isolated DC–DC converter with class Phi-2 inverter under various load conditions," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10887–10897, Nov. 2019.
- [15] D. Xu, Y. Guan, Y. Wang, and W. Wang, "Topologies and control strategies of very high frequency converters: A survey," *CPSS Trans. Power Electron. Appl.*, vol. 2, no. 1, pp. 28–38, Apr. 2017.
- [16] J. M. Rivas, O. Leitermann, Y. Han, and D. J. Perreault, "A very high frequency DC–DC converter based on a class  $\Phi_2$  resonant inverter," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 2980–2992, Oct. 2011.
- [17] Y. Guan, Y. Wang, W. Wang, and D. Xu, "A 20 MHz low-profile DC–DC converter with magnetic-free characteristics," *IEEE Trans. Ind. Electron.*, vol. 67, no. 2, pp. 1555–1567, Feb. 2020.
- [18] Z. Zhang, J. Lin, Y. Zhou, and X. Ren, "Analysis and decoupling design of a 30 MHz resonant SEPIC converter," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4536–4548, Jun. 2016.
- [19] W. J. Zhang, Y. Leng, J. Yu, X. Jiang, C. Cheng, and W. T. Ng, "Gate driver IC for enhancement mode GaN power transistors with senseFET reverse conduction detection circuit," *IET Power Electron.*, vol. 12, no. 15, pp. 3928–3935, Dec. 2019.
- [20] Q. Qian, S. Xu, J. Yu, W. Sun, and H. Li, "A digital detecting method for synchronous rectification based on dual-verification for LLC resonant converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2018, pp. 2091–2097.
- [21] P. K. Chiu, P. Y. Wang, S. T. Li, C. J. Chen, and Y. T. Chen, "A GaN driver IC with novel highly digitally adaptive dead-time control for synchronous rectifier buck converter," in *Proc. IEEE Energy Convers. Congr. Expo.* (ECCE), Oct. 2020, pp. 3788–3792.
- [22] P. Y. Wang, P. Kun Chiu, S. T. Li, C. Jan Chen, and C. C. Hsu, "A 10 MHz GaN driver IC with bang-bang DeadTime control for synchronous rectifier buck converter," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Oct. 2020, pp. 3776–3781.
- [23] R. Grezaud, F. Ayel, N. Rouger, and J. Crebier, "A gate driver with integrated deadtime controller," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8409–8421, Dec. 2016.
- [24] W. J. Zhang, Y. Leng, J. Yu, Y. S. Lu, C. Y. Cheng, and W. T. Ng, "An integrated gate driver for E-mode GaN HEMTs with active clamping for reverse conduction detection," in *Proc. 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2019, pp. 83–86.
- [25] Y. Guan, Q. Bian, Y. Wang, X. Hu, B. Liu, W. Wang, and D. Xu, "Analysis and design of high-frequency converter with resistive matching network and spiral inductor," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5062–5075, Jun. 2018.
- [26] W. Inam, K. K. Afridi, and D. J. Perreault, "High efficiency resonant DC/DC converter utilizing a resistance compression network," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4126–4135, Aug. 2014.
- [27] J. Lu, D. J. Perreault, D. M. Otten, and K. K. Afridi, "Impedance control network resonant DC–DC converter for wide-range high-efficiency operation," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5040–5056, Jul. 2016.
- [28] Z.-L. Zhang, Z. Dong, X.-W. Zou, and X. Ren, "A digital adaptive driving scheme for eGaN HEMTs in VHF converters," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6197–6205, Aug. 2017.
- [29] S. Park and J. Rivas-Davila, "Duty cycle and frequency modulations in class-E DC–DC converters for a wide range of input and output voltages," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10524–10538, Dec. 2018.
- [30] D. Zhang, D. Lyu, L. Li, Y. Wang, R. Min, and Q. Tong, "Optimized duty cycle control to reduce the reverse conduction loss of GaN HEMTs in a very high frequency class Φ<sub>2</sub> inverter," in *Proc. IEEE 9th Int. Power Electron. Motion Control Conf. (IPEMC-ECCE Asia)*, Nov. 2020, pp. 1069–1076.
- [31] B. J. Galapon, A. J. Hanson, and D. J. Perreault, "Measuring dynamic on resistance in GaN transistors at MHz frequencies," in *Proc. IEEE* 19th Workshop Control Modeling Power Electron. (COMPEL), Jun. 2018, pp. 1–8.



**DESHENG ZHANG** received the B.Eng. degree from the School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China, in 2018, where he is currently pursuing the Ph.D. degree in microelectronics. His research interest includes the design and control of very high frequency power converters.



**RUN MIN** (Member, IEEE) received the B.Eng. degree from the School of Software and Microelectronics, Northwestern Polytechnical University, Xi'an, China, in 2010, and the Ph.D. degree from the School of Optical and Electronic Information, Huazhong University of Science and Technology (HUST), in 2016. He is currently a Lecturer with HUST. His research interest includes modeling, analysis, and control of power electronic systems.



**DIAN LYU** received the B.Eng. degree from the School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China, in 2016, where he is currently pursuing the Ph.D. degree in microelectronics. His current research interest includes the design and optimization of power electronic systems.



**QIAO ZHANG** (Member, IEEE) received the B.Eng., M.Eng., and Ph.D. degrees from the Huazhong University of Science and Technology, Wuhan, China, in 2003, 2006, and 2010, respectively. From 2008 to 2009, he was a Visiting Scholar with the Department of Electronic and Electrical Engineering, The University of Sheffield, U.K. From 2009 to 2016, he was a Research Engineer with the IMRA Europe U.K. Research Centre. He is currently an Associate Pro-

fessor with the School of Automation, Wuhan University of Technology. His research interest includes the power electronics system design and control, such as dc-dc converter sensorless control strategies, electrical machine parameters estimation by control theory, system nonlinearity compensation for dc-dc converters, and voltage source inverters.



**MING ZHANG** received the B.Eng. and M.S. degrees in circuits and systems from the College of Electronic and Information Engineering, Xidian University, Xi'an, China, in 2003 and 2006, respectively. His current research interest includes the electrical power system design of spacecraft.



**QIAOLING TONG** (Member, IEEE) received the B.Eng. and Ph.D. degrees from the School of Optical and Electronic Information, Huazhong University of Science and Technology, China, in 2003 and 2010, respectively. From 2008 to 2010, he was a Research Scholar with the Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine. He is currently an Associate Professor with the School of Optical and Electronic Information, Huazhong University of

Science and Technology. His current research interests include sensorless control of dc-dc converters and VLSI implementation of intelligent algorithms.



**MENGXUE DONG** received the B.Eng. and M.S. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2015 and 2018, respectively. Her current research interest includes the electrical power system design of spacecraft.



**XUECHENG ZOU** received the Ph.D. degree from the Department of Electronic Science and Technology, Huazhong University of Science and Technology, in 1993. He is currently a Professor with the School of Optical and Electronic Information, Huazhong University of Science and Technology. His main research interests include the dc-dc converters design and the Internet of Things.

• • •