Received December 1, 2020, accepted December 11, 2020, date of publication December 17, 2020, date of current version January 5, 2021. Digital Object Identifier 10.1109/ACCESS.2020.3045499

High Performance Flexible Structure Three-Level **DC-DC Converter: A Candidate DC Interface for Microgrids With Distributed Energy Resources**

YONG SHI^{ID}, (Member, IEEE), YIREN HU, AND BAOQUAN LIU, (Member, IEEE)

College of Electrical and Control Engineering, Shaanxi University of Science & Technology, Xi'an 710021, China

Corresponding author: Yong Shi (shiyong@sust.edu.cn)

This work was supported by the Natural Science Pre-study Foundation of Shaanxi University of Science and Technology under Grant 2016XSGG08.

ABSTRACT High-performance DC interfaces play a pivotal role in microgrids with distributed energy resources (DERs), which would significantly improve the utilization of DERs and the flexibility of the prosumers. For a candidate DC interface converter, how to maintain the performance over a wide operation range becomes the biggest challenge. This paper proposes a flexible structure soft-switching three-level (TL) dc-dc converter, which adds four high-speed MOSFETs and one low-speed electronic relay to achieve overall optimum performance over a wide range. Under high output or low input voltage conditions, the relay and the extra MOSFETs on the primary side are ON permanently. The proposed converter is a zero-voltage switching (ZVS) converter, which guarantees ZVS for all primary switches even under 0 load currents. Under low output or high input voltage conditions, the relay and the extra MOSFETs in the secondary side are OFF permanently. The proposed converter is a zero-voltage and zero-current switching (ZVZCS) converter, and two added MOSFETs provide ZVZCS operation not only for the main primary switches but also themselves over a wide range. Other advantages of the presented converter include reduced filter size, no primary side circulating currents, and reduced current stress of the clamping capacitor. Besides, the switching loss caused by the added power devices is low because of the full range of soft-switching operation and low on-state resistance of these devices. This paper discusses the circuit configuration, operation principle, soft switching characteristics, technical comparison, and experimental results from a 1-kW prototype prove the rightness of the presented converter.

INDEX TERMS TL dc-dc converters, DC interface, distributed energy resources, microgrids, soft switching.

I. INTRODUCTION

Recently, high-level integration of distributed renewable energy resources (DERs) into the grids becomes an irreversible trend [1]–[4], which is a promising solution to environmental pollution and an alternative to burning fossil fuels for electric power generation [5]. In a microgrid with DERs, high-performance DC interfaces are necessary to improve the utilization of DERs and the flexibility of the prosumers [6]-[10]. To achieve minimized power transfer loss and high-power capacity, the DC voltage of these power systems should be increased as high as possible [11], [12]. Consequently, dc-dc converters sustain high DC link voltage with optimum operation features become urgent topics in power electronics society [13].

The associate editor coordinating the review of this manuscript and approving it for publication was Bin Zhou^{\square}.

For an ideal high voltage dc-dc converter, the preferred features are list as follows: compact primary circuit; the reduced current stress of the clamping components; high efficiency over a wide range; the reduced size of passive components, such as the input and output filters; even voltage and current stress distribution among the main switches and capacitors [10]-[13]. To date, several promising solutions for high voltage dc-dc conversion improve the performance of the DC interface in the applications of DERs [9]. Among them, the three-level (TL) dc-dc converter is an attractive choice because of some outstanding merits, e.g., the one-half voltage stress on the primary switches, compact clamping circuits, and soft-switching operation over a wide load range [11]–[14]. The hot issues in this topic include new topology for different applications, solutions to wide soft-switching load range, the reduced volume of passive components, new modulation strategies for better

performance [11]-[26]. Soft-switching cascaded TL combined dc-dc converter in [11] improves the reliability of high power and high input industrial applications because of the simple clamping circuit and good soft-switching characteristics. Reference [12] proposed a secondary modulation TL dc-dc converter, which merits the compact primary structure, wide soft-switching load range, and the reduced filter's size. Reference [13] addressed the common problems about some typical TL dc-dc converters and highlighted the virtues and drawbacks of these TL dc-dc converters. With interleaving control strategy, a new input-parallel output parallel TL dc-dc converter achieves minimizing and balancing capacitor ripple currents, which may improve the expected lifetime of the DC link capacitors [14]. Other new interleaved PWM methods in [15], [16] balance the voltage or current distributions in TL dc-dc converters. Reference [17] reported a high-efficiency TL dc-dc converter with reduced circulating current and rectifier voltage stress. Hybrid resonant zero-current-switching (ZCS) TL dc-dc converter in [18] is well suitable for applications in DERs at medium voltage level. In [19], the active cutting-off switches are moving out of the main power transfer loop, which ensures zerovoltage zero-current switching (ZVZCS) over a wide load range and reduced conduction loss. A new full-bridge TL dc-dc converter in [20] adopts a variable circuit structure, which can change the topology structure according to the operation condition. Furthermore, this converter can adjust the current stress of the primary circuit over a wide load range, which active stables the junction temperature of the main switches [21]. And then, lots of good researches are published [22]–[26], which makes the TL dc-dc converter more applicable.

However, improvements are still required. In [12], the secondary modulated capacitor clamped TL dc-dc converter adopts four primary switches that are utilized to generate TL secondary rectified waveforms, and this converter is a candidate circuit for the DC interface to microgrids with DERs. But, some inherent drawbacks limit the operating range of this converter. When the phase angle among the primary switches and the secondary switches is 180 degrees, the converter in [12] operates in the primary modulation mode. And then, several severe problems would arise, such as high circulating currents of the primary side, high current stress of the flying capacitor, the uneven current distribution of the primary components, and worse ZVS condition. Consequently, a new topology based on [12] with optimum performance over a wide range is an attractive challenge.

This paper proposes a flexible structure soft-switching TL dc-dc converter, which merits all features of the converter in [12]. Furthermore, the proposed converter overcomes the abovementioned drawbacks in [12], which is more suitable for the DC interface to microgrids with DERs. In the following parts, section II discusses the circuit configuration and operational principle, and section III addresses some technical issues. In part IV, experimental results from a 1-kW

prototype evaluate the proposed converter, and some brief conclusions are in the last paragraph.

II. CIRCUIT AND OPERATION PRINCIPLE

Fig.1 shows the circuit configuration. On the primary side, S_1 to S_4 are the main primary switches, which are seriesconnected with one-half voltage stresses of the input voltage. Cin1 and Cin2 are the input capacitors. Cfly ensures balanced voltage distributions among S_1 to S_4 . L_a is a resonant inductor parallel-connected with the primary coil of the transformer, which assists ZVS operation for S_1 and S_4 in the secondary side modulation mode. Sp1 and Sp2 are two added MOSFETs, which realize the ZVZCS operation for the main switches in the primary side modulation mode. As the source ports of S_{p1} and S_{p2} directly connect with that of S_2 or S_3 , S_{p1} and S_{p2} need no added isolated driver power sources. In the secondary side modulation mode, these MOSFETs are ON permanently. R_1 is a low-speed relay, which determines the status of La. In this paper, R1 consists of two anti-series connected MOSFETs. On the secondary side, Do1 to Do6 are rectifier diodes. S_{s1} and S_{s2} are secondary switches, which generate TL voltage waveforms before the LC filter. There are four secondary coils of the main transformer, and the turn ratios of the transformer are $k_{\rm T} =_{\rm p} / N_{\rm s1} = N_{\rm p} / N_{\rm s2}$. L_o and C_0 are the components of the output filter.



FIGURE 1. Flexible structure TL dc-dc converter.

Fig.2, Fig.3 and Table 1 show the switching schemes and core waveforms of the proposed converter. When S_{p1} , S_{p2} , and R_1 are ON permanently, the proposed converter is in the secondary side modulation mode. S1 and S2 are ON and OFF at the same time, while S3 and S4 are ON and OFF simultaneous. The phase angle between S_1 and S_3 is π . The phase angle between S₁ and S_{s1} vary V_0 from V_{in}/k_T to $V_{in}/2k_T$. When S_{s1} , S_{s2} , and R_1 are OFF permanently, the proposed converter is in the primary side modulation mode. S₁ to S₄ switch in asymmetrical PWM (APWM) mode, and Sp1 and Sp2 switch as the scheme in Table 1. The simultaneous conducting time of S₁ and S₂ varies V_0 from $V_{in}/2k_T$ to 0. In the primary modulation mode, S_{p1} and S_{p2} can obtain zero-voltage and zero-current switching (ZVZCS) over the entire load range, while in the secondary side modulation mode, S_{s1} and S_{s2} can achieve zero-current switching (ZCS) irrelevant to the load current. R1 switches with very slow rate. Consequently,



FIGURE 2. Core waveforms in the primary side modulation.



FIGURE 3. Core waveforms in the secondary side modulation.

 TABLE 1. Switching schemes of the proposed converter.

Mode	Primary side modulation	Secondary side modulation	
S_1 to S_4	APWM	Complementary	
\mathbf{R}_1	OFF	ON	
\mathbf{S}_{p1}	ON: at rising edge of S ₄	ON	
	OFF: at rising edge of S ₃		
\mathbf{S}_{p2}	ON: at rising edge of S ₁	ON	
	OFF: at rising edge of S ₂		
S_{s1} and S_{s2}	OFF	Phase shift with S1 to S4	

the added switching loss is small. Furthermore, the added conduction loss caused by S_{p1} , S_{p2} , S_{s1} , S_{s2} , and R_1 is also small because of low on-resistance.

In the analysis, the proposed converter operates under the following assumptions. All the components in the topology are ideal. The voltage ripple on C_{fly} , C_{in1} and C_{in2} is low. C_{BL} is designed with a specific value to assist the ZVZCS operation of the primary switches in the primary side modulation mode, and V_{CBL} is the max voltage of C_{BL} . I_0 represents the output filter and load.

A. PRIMARY SIDE MODULATION

Fig. 2 shows the core waveforms of the primary side modulation mode, and the first seven sub-stages are in Fig.4. As depicted in Fig.2 and Table 1, R_1 , S_{s1} , and S_{s2} are OFF.

*Stage 1 [Fig.4 (a), before t*₀]: The converter keeps in the stable state, and V_{in} powers the load. S₁, S₂, S_{p1}, and S_{p2} are on. D_{o3} and D_{o6} are on. i_{Llk} flows through S₁, S₂, the primary coil of the transformer, C_{in1}, C_{in2} and V_{in} . i_{Cfly} is zero, the current of S_{p1} and S_{p2} is zero. $v_{AB} = V_{in} - v_{Cin2}$, $v_{rect} = (V_{in} - v_{Cin2} - v_{CBL})/k_{T}$, $i_{Llk} = I_0/k_{T}$. i_{Llk} charges C_{BL} with the rate in (1).

$$\frac{dv_{\rm CBL}}{dt} = \frac{I_{\rm o}}{k_{\rm T}C_{\rm BL}}\tag{1}$$

Stage 2 [Fig.4 (b), $t_0 - t_1$]: At t_0 , S₂ is OFF, and the turn-off switching loss of S₂ is low because of the flat changing rate of v_{C2} . v_{CBL} keeps increasing and reaches its final value V_{CBL} at the end of this stage. i_{Llk} charges C₂ and discharges C₃ through C_{fly}. This stage continues until $v_{S2} = V_{in}/2$ and $v_{S3} = 0$.

Stage 3 [Fig.4 (c), $t_1 - t_2$]: At t_1 , D₃ is conducted. The primary circuit is in the free-wheeling mode, and there is no power delivery from the input source to the secondary side. D₀₃ to D₀₆ are ON. S₃ should be gated on after t_1 to realize ZVS, and as shown in Fig.2, S₃ turns ON at t_2 . The minus voltage between C_{BL} and C_{fly} is fully applied to L_{lk} to reset i_{Llk} , and this voltage is V_{CBL} . i_{Llk} is

$$\dot{i}_{\text{Llk}}(t) = \frac{I_{\text{o}}}{k_{\text{T}}} - \frac{V_{\text{CBL}}}{L_{\text{lk}}}(t - t_1)$$
 (2)

Stage 4 [Fig.4 (d), t_2-t_3]: At t_2 , S₃ is switched on with zero voltage because D₃ conducts. S_{p1} turns off with zero-voltage because the anti-parallel diode of S_{p1} conducts naturally. i_{Llk} keeps decreasing. After i_{Llk} is zero, this stage is over, and the time is

$$T_{31} = \frac{I_0 L_{\rm lk}}{k_{\rm T} V_{\rm CBL}} \tag{3}$$

Stage 5 [Fig.4 (e), $t_3 - t_5$]: At t_3 , i_{Llk} is zero. i_{Llk} cannot conduct in the reverse direction because of the one-way conductivity of the anti-parallel diode of S_{p1}. After t_3 , i_{Llk} keeps zero, and S₁ can switch OFF with ZCS. According to Fig.2, S₁ turns OFF with ZCS at t_4 , and Fig.4 (f) depicts the equivalent circuit. The voltage of C_{BL} keeps constant. The voltage on S_{p1} is V_{CBL} .

Stage 6 [Fig.4 (g), $t_5 - t_6$]: At t_5 , S₄ and S_{p1} are on. S₃ achieves quasi ZCS because of the flat rate of i_{Llk} , and S_{p1} switches with ZCS because i_{Cfly} is 0. S₄ was on at t_2 . i_{Llk} increases with a constant slope. The primary circuit keeps in the free-wheeling mode till i_{Llk} is I_0/k_T .



FIGURE 4. Power stages in the primary side modulation: a) stage 1; b) stage 2; c) stage 3; d) stage 4; e) stage 5; f) stage 6; g) stage 7; h) stage 8.

After t_6 , i_{Llk} reaches to $-I_0/k_T$; the free-wheeling mode is over. The energy stored in C_{BL} powers the load. $v_{rect} = v_{Cin2}/k_T$; $i_{Llk} = -I_0/k_T$. As shown in Fig.4(h), the circuit is in the second half period after stage 6. A detailed analysis of the stages in the second half period is not provided in this paper for the sake of simplicity.

B. SECONDARY SIDE MODULATION

In the secondary side modulation mode, S_{p1} , S_{p2} , and R_1 are ON permanently, S_1 and S_2 switch ON and OFF at the same time, while S_3 and S_4 turn ON and OFF simultaneously. S_1 and S_4 gate ON and OFF with a constant phase angle π . The phase angle of S_{s1} and S_{s2} determines V_0 . The core waveforms of the proposed converter in this mode are in Fig.3, which has a similar operation principle compared to that of [11]. Fig.5 shows the seven stages in the first half switching cycle, and detailed information of the operation principle can be referenced in [12].

III. TECHNICAL ANALYSIS

A. OUTPUT CHARACTERISTICS

1) PRIMARY SIDE MODULATION MODE

The ideal expression of V_0 is

$$V_{\rm o} = D \frac{V_{\rm in}}{2k_{\rm T}} \tag{4}$$

where V_{in} is the input voltage, k_T is the turn ratio of the transformer and D is the duty ratio. However, the real value of V_0 is lower than that of (4) because of L_{lk} . In Fig.2, $[t_0, t_7]$ represents the interval of one-half switching period, and $[t_5, t_7]$ is the interval of the high voltage level defined as $DT_s/2$. During the interval of $[t_5, t_6]$, v_{rect} keeps zero because i_{Llk} is not identical to $-I_0/k_T$, which is the duty ratio loss. i_{Llk} is

$$i_{\rm Llk} = -\frac{V_{\rm in} + 2V_{\rm CBL}}{2L_{\rm lk}}\Delta t \tag{5}$$

At
$$t_5 i_{Llk} = 0$$
, and at $t_6 i_{Llk} = -I_0/k_T$. The time of $[t_5, t_6]$ is

$$\Delta t_{65} = \frac{2I_0 L_{\rm lk}}{(V_{\rm in} + 2V_{\rm CBL})k_{\rm T}} \tag{6}$$

The duty ratio loss is

$$\Delta D = \frac{2\Delta t_{65}}{T_{\rm s}} = \frac{2I_{\rm o}L_{\rm lk}}{T_{\rm s}(V_{\rm in} + 2V_{\rm CBL})k_{\rm T}} \tag{7}$$

 $V_{\rm o}$ is

$$V_{\rm o} = (D - \frac{2I_{\rm o}L_{\rm lk}}{T_{\rm s} (V_{\rm in} + 2V_{\rm CBL}) k_{\rm T}}) \frac{V_{\rm in}}{2k_{\rm T}}$$
(8)

2) SECONDARY SIDE MODULATION MODE The ideal expression of V_0 is

$$V_{\rm o} = (1+D)\frac{V_{\rm in}}{k_{\rm T}} \tag{9}$$

where V_{in} is the input voltage, k_T is the turn ratio of the transformer and D is the duty ratio. Just as the primary side modulation mode, V_0 is low than that of (9) because v_{rect} is zero during the interval of $[t_5, t_6]$ in Fig.3. In this interval, i_{Llk} is

$$\dot{i}_{\text{Llk}} = \frac{2I_{\text{o}}}{k_{\text{T}}} - \frac{V_{\text{in}} + 2V_{\text{CBL}}}{2L_{\text{lk}}}\Delta t \tag{10}$$

At $t_5 i_{Llk} = 2 I_0/k_T$, and at $t_6 i_{Llk} = -I_0/k_T$. The time of $[t_5, t_6]$ is

$$\Delta t_{65} = \frac{6I_0 L_{\rm lk}}{(V_{\rm in} + 2V_{\rm CBL})k_{\rm T}} \tag{11}$$

The duty ratio loss is

$$\Delta D = \frac{2\Delta t_{65}}{T_{\rm s}} = \frac{12I_{\rm o}L_{\rm lk}}{T_{\rm s}(V_{\rm in} + 2V_{\rm CBL})k_{\rm T}}$$
(12)

 $V_{\rm o}$ is

$$V_{\rm o} = (D - \frac{12I_{\rm o}L_{\rm lk}}{T_{\rm s} (V_{\rm in} + 2V_{\rm CBL}) k_{\rm T}}) \frac{V_{\rm in}}{2k_{\rm T}}$$
(13)

B. SOFT SWITCHING IN THE PRIMARY SIDE MODULATION MODE

1) TRUN-ON INSTANTS OF S₁ AND S₃

 S_1 and S_3 can obtain zero-voltage turn-on over a wide load range because the output inductance provides enough energy



FIGURE 5. Power stages in the secondary side modulation: a) stage 1; b) stage 2; c) stage 3; d) stage 4; e) stage 5; f) stage 6; g) stage 7.

to discharge or charge the output capacitors of the primary switches. For example, the turn-on instant of S_3 is in Fig.4 (b), and the ZVS condition of S_3 is [18]

$$I_{\rm o,min} = 2k_{\rm T} V_{\rm in} \sqrt{\frac{C_2 + C_3}{(L_{\rm lk} + k_{\rm T}^2 L_{\rm o})}}$$
(14)

2) TRUN-OFF INSTANTS OF S1 AND S3

In Fig.2, i_{Llk} drops to zero after S₂ or S₄ switches OFF for the time of T_{31} in (3). And then, S₁ or S₃ can turn OFF with ZCS. For instance, the turn-off instant of S₃ is in Fig.4(e), and the ZCS condition of S₁ is [18]

$$C_{\rm BL} \le \frac{(T_{\rm s} - 2T_{\rm reset})T_{\rm reset}}{2L_{\rm lk}}$$
(15)

As suggested in (15), a small C_{BL} would generate a high primary reset voltage, which is better for the zero-current turn-off. However, it would induce high voltage stress on the rectifier diodes. Thus, there must be a trade-off between the ZCS load range and the voltage rating of the secondary rectifier diode.

3) TRUN-ON INSTANTS OF S2 AND S4

At the turn-on instant, S_2 and S_4 can achieve quasi ZCS because of L_{lk} . As the rising slope of i_{Llk} determines the turn-on power loss of S_2 and S_4 , high L_{lk} or smaller driver resistance of S_2 and S_4 is preferred.

4) TRUN-OFF INSTANTS OF S2 AND S4

When S_2 or S_4 turns off, v_{S2} or v_{S4} increases slowly because the voltage across the output capacitors cannot change sharply. S_2 and S_4 achieve quasi zero-voltage turn-off, and high output capacitance can significantly reduce the turnoff power loss. Besides, high output capacitance does not affect the turn-on process of S_2 and S_4 . Hence, S_2 and S_4 can optimize turn-on and turn-off power loss at the same time.

5) SOFT SWITCHING OF SP1 AND SP2

As shown in Fig. 2, S_{p1} and S_{p2} generate no switching power loss. For example, when S_{p1} is OFF, its anti-parallel diode would conduct naturally. Hence, S_{p1} achieve ZVS. When S_{p1} is ON, it obtains ZCS because there is no current flowing through this device.

C. SOFT SWITCHING IN THE SECONDARY SIDE MODULATION MODE

1) TRUN-ON INSTANTS OF S₁ TO S₄

In the secondary side modulation mode, L_a helps the ZVS of S₁ to S₄. As S₁ to S₄ switches in the complementary mode, i_{La} is not in phase with i_p and increases the value of the input voltage. Hence, L_a provides more resonate energy to assist S₁ to S₄ achieving ZVS over the full load range. The ZVS condition is [12]

$$L_{\rm m} \le \frac{T_{\rm s}}{2} \sqrt{\frac{L_{\rm lk}}{C_{\rm os}}} \tag{16}$$

2) TRUN-OFF INSTANTS OF S1 TO S4

At turn-off instants, v_{S1} to v_{S4} rise slowly because of C_1 to C_4 . Therefore, the turn-off power loss S_1 to S_4 is small.

3) SOFT SWITCHING OF S_{S1} TO S_{S2}

As shown in Fig.3, S_{s1} and S_{s2} can obtain ZCS over the full load range. For example, when S_{s1} is OFF, it turns off with ZCS because there is no current flowing through this device.

D. OUTPUT INDUCTANCE

The output inductance of the proposed converter is identical to that of [12], which is much small than that of conventional TL dc-dc converter because of the TL secondary rectified voltage waveform. According to [12], the output inductance of the presented converter is about one-third of that of conventional TL dc-dc converters. Therefore, the expected volume of the output filter in the proposed converter is small.



FIGURE 6. Circuit for comparison: 1) converter in [12]; 2) converter in [28].

IV. COMPARISON

In this part, a comparative study evaluates the proposed converter. The circuits for comparison are in Fig.6. Both the converters in Fig.6 are HB TL converter with variable turn ratios, which are also suitable for the applications that operate in a wide range of conditions.

A. SPECIFICATION FOR COMPARISON

The comparison is under the following assumptions: the input voltage is varied from 400V to 800V; the rated output voltage is 220V, and the rated output power is 1 kW; the switching frequency is 50-kHz.

B. COMPARISON INDICES

Normalized comparison indices in this paper help to provide a clear and valid performance quantification of the converters and Table 2 gives the reference values used in the comparison. In comparison, the reference values of the output parameters are the rated values. The input voltage is one-half of the rated input voltage, and the input current is I_0/k_T .

TABLE 2. Reference values used in the comparison.

Items	Value
Output voltage V_0	220V
Output current I _o	4.55A
Input voltage V_{in}	600V
Turn ratio $k_{\rm T}$	1.36
Input current Iin	3.35A

1) RELATIVE VA VALUE OF THE PRIMARY SIDE Relative primary side voltage stress is

$$\delta_{\text{VA}_pk} = \frac{\sum VA_{\text{MAX}_pk}}{V_{\text{in}}I_{\text{in}}}$$
(17)

IEEE Access

where δ_{VA_pk} is comparison index, and v_{MAX_pk} is the maximum VA of the *k*th primary component.

2) RELATIVE VA VALUE OF THE SECONDARY SIDE Relative primary side average current is

$$\delta_{\text{VA}_pk} = \frac{\sum VA_{\text{MAX}_sk}}{V_{\text{o}}I_{\text{o}}} \tag{18}$$

where δ_{VA_pk} is comparison index, and VA_{MAX_sk} is the maximum VA of the *k*th secondary component.

3) RELATIVE VOLTAGE STRESS

Relative voltage stress is

$$\delta_{V_k} = \frac{\nu_{MAX_k}}{V_{in}} \tag{19}$$

where δ_{V_k} is comparison index, and v_{MAX_k} is the maximum voltage stress of the *k*th component.

4) RELATIVE AVERAGE CURRENT STRESS

Relative average current stress is

$$\delta_{\text{AI}_k} = \frac{i_{\text{MAX}_k}}{I_{\text{in}}} \tag{20}$$

where δ_{AI_k} is comparison index, and i_{MAX_k} is the maximum average current of the *k*th component.

5) RELATIVE RMS CURRENT STRESS Relative average current stress is

$$\delta_{\text{IRMS}_k} = \frac{i_{\text{RMS}_k}}{I_{\text{in}}}$$
(21)

where δ_{IRMS_k} is comparison index, and i_{RMS_k} is the maximum RMS current of the *k*th component.

6) RELATIVE CAPACITANCE

Relative capacitance is

$$\delta_{\mathrm{C}_k} = \frac{C_k}{C_{\mathrm{iden}}} \tag{22}$$

where δ_{C_k} is comparison index, and C_k is the capacitance of the *k*th capacitor.

7) RELATIVE SOFT SWITCHING LOAD RANGE Relative soft switching load range is

$$\delta_{\text{LoadR}_k} = \frac{1 - I_{\min_k}}{I_o} \tag{23}$$

where δ_{LoadR_k} is comparison index, and I_{\min_k} is the minimum load of the *k*th component to achieve soft switching.



FIGURE 7. VA rating comparison: a) primary components, proposed; b) primary components, Fig.6 (a); c) primary components, Fig.6 (b); d) secondary components, proposed; e) secondary components, Fig.6 (a); f) secondary components, Fig.6 (b).

C. TOTAL VA RATING OF THE MAIN COMPONENTS

Fig.7 gives comparisons of the total VA rating. As shown in Fig.7 (a), δ_{VA_pMOS} of the proposed converter is a bit higher than that of Fig.6(b) because of four added MOSFETs. However, as the current rating of S_{p1}, S_{p2}, and R₁ is much small than the input rated current, the increments of the total VA rating are small. The converter in Fig. 6(c) has four primary MOSFETs, however as depicted in Fig.7 (c), the total VA rating of these devices is highest because S₂ and S₃ suffer high current stress.

All three converters have a resonate inductor, and the VA rating of L_a in the proposed converter is the lowest due to less current rating. As depicted in Fig.7 (a) to (d), the proposed converter has the minimum VA rating of the primary capacitor. As the high-value capacitors take high volume and shorten the overall life cycle, the proposed converter has strong competitiveness in power density and reliability. As mentioned in [26], a high current flow through clamping diodes of the converter in Fig. 6(b) during free-wheeling stages. And it is recommended to integrate the clamping diodes and the main switches into one power module by the producer to ensure safe operation. Although producers of power devices have provided some integrated diode clamped TL power modules, the voltage and current ratings, selected range, cost, and performance of these modules are still dissatisfied compared to widely used two-level HB power modules. Therefore, the proposed converter and the converter in Fig.6 (a) allow customers to achieve high input dc-dc power conversion by using cheap and highperformance two-level power modules without a reduction in reliability.

D. PRIMARY CAPACITORS

Fig.8 provides a detailed capacitor comparison, and the data of the proposed converter is calculated according to (19)



FIGURE 8. Comparison of the primary flying capacitor: a) proposed; b) Fig.6 (a); c) Fig.6 (b).



FIGURE 9. Comparison of the capacitance: a) proposed; b) Fig.6 (a); c) Fig.6 (b).

to (22). The proposed converter features a reduced current rating of the primary capacitors. As proved in Fig.5, no current flows through C_{fly} in the secondary side modulation mode. And in Fig.4, the current of C_{fly} is lower because i_{Llk} drops to zero during the free-wheeling stages. Hence, the required current rating of C_{fly} in the proposed converter is smaller. The voltage rating of the flying capacitor in the proposed converter and the converters in Fig.6 (a) is identical, and the value is $0.5V_{in}$. The voltage rating of the two flying capacitors in Fig.6 (b) is $0.25 V_{in}$. According to Fig.8, C_{fly} in the proposed converter has the smallest VA rating.

For safe operation, $C_{\rm fly}$ should have a small voltage ripple. The voltage ripple on the flying capacitor is

$$\Delta v_{\rm Cfly} = \int_0^{T_{\rm s}/2} i_{\rm Cfly} dt \tag{24}$$

Fig.9 depicts the capacitance comparison of the flying capacitors in the three converters versus output current and the switching frequency. In the process of comparison, the voltage ripple on C_{fly} is 5V. I_o varies from 1 to 20A, and f_s is 50 kHz.

As shown in Fig.9, when the output current is 20A, the required capacitance of the flying capacitor in Fig.6 (a) is about 160μ F with 50kHz switching frequency, while the

FIGURE 10. Primary circulating current vs. duty ratio.



FIGURE 11. Soft-switching load range of the primary switches: a) proposed; b) Fig.6 (a); c) Fig.6 (b).



FIGURE 12. v_p and i_{Llk} in the secondary side modulation mode.

capacitance of the flying capacitors in Fig.6 (b) is about 350μ F under the same condition. But, in the proposed converter, a film capacitor with smaller capacitance is enough, e.g., 10μ F, due to no current flows through this capacitor in the both operation modes. Hence, the flying capacitor in the proposed converter has the smallest capacitance. The smallest capacitance of C_{fly} in the proposed converter mean the lowest volume of the flying capacitor. Furthermore, the smaller current stress of the flying capacitor means a longer operating lifetime, which is better for high-voltage dc-dc applications due to its pivotal role in maintaining the off-state voltage of the primary switches.



IEEEAccess

FIGURE 13. v_{rect} and i_{Lo} in the secondary side modulation mode.



FIGURE 14. ZVS of S_3 in the secondary side modulation mode.



FIGURE 15. ZVS of S₄ in the secondary side modulation mode.

E. PRIMARY CIRCULATING CURRENT

The primary circulating current of the proposed converter is zero in the secondary side modulation modes. When the proposed converter is in the primary side modulation mode, the primary circulating current is also small because the primary current decreases to zero within a limited time. For the converter in Fig.6 (a), high primary circulating appears in the primary side modulation mode, and the converter in Fig.6 (b) suffer the largest primary circulation current with small duty ratio among the three converters.

F. SOFT SWITCHING LOAD RANGE

Fig.11 gives the load range comparison of the soft-switching operation. The soft switching load range of the proposed converter is calculated according to (14) and (15), and corresponding soft switching load ranges of the converters in Fig.6 are predicted by references [12] and [28]. In Fig.11(a), the switches in the proposed converter obtain soft-switching over nearly the entire load range, and the



FIGURE 16. ZCS of S_{S1} in the secondary side modulation mode.



FIGURE 17. v_{DO4} and i_{Do4} in the secondary side modulation mode.

expected efficiency is high. As suggested in Fig.11 (b), the converter in Fig.6 (a) has a wide soft-switching load range in the secondary side modulation mode. And, when the converter in Fig.6(a) operates in the primary side modulation mode, some switches face more obstacles to achieve ZVS. Hence, the efficiency of the converter in Fig.6(a) will be low in the primary side modulation mode. As shown in Fig.6 (c), the converter in Fig.6(b) has the narrowest soft-switching load range because some switches cannot achieve enough energy to charge or discharge their output capacitance. It is emphasized that the duty ratio loss of the proposed converter and the converter in Fig.6 (a) is small than that of Fig.6 (b), which can optimize the power loss furtherly.

V. EXPERIMENTAL RESULTS

This paper designs a 1-kW laboratory prototype to prove the proposed converter, and Table 3 depicts the main parameters. Figs.12 to 17 are the waveforms in the secondary side modulation mode, and Figs.18 to 22 are the waveforms in the primary side modulation mode. Figs.23 and 25 give the results of the efficiency. Fig.26 shows the photo of the proposed converter.

In Fig.12, v_p is a square wave with a 100% duty ratio, and the top and bottom levels are not constant due to C_{BL} is charging or discharging during the power transfer procedure. i_{Llk} is identical to i_p plus i_{La} , as i_{La} is not in phase with i_p , a high value of i_{La} would not cause much-added conduction loss. As illustrated in Fig.13, the waveform before the LC filter is a TL type, which means a small volume of the output inductors. A small output inductor is used in the prototype to minimize the recovery energy of the rectifier diodes, and the ripple of i_{Lo} is a little high. Fig. 14 proves the ZVS of S₃. When the $v_{S3(GS)}$ reaches the threshold voltage, i_{S3}

TABLE 3. Parameters of the prototype.

Item	Value	
Input voltage (V)	200-500	
Output voltage(V)	220	
Rated power(kW)	1	
Switching frequency (kHz)	50	
Turn ratios	1:1.2:1.2	
$L_{\mathrm{a}}(\mathrm{\mu H})$	10	
$L_o(\mu H)$	100	
$C_{fly}(\mu F)$	22	
Transformer	Ferrite(PC40)/EE42	
S_1 to S_4	TSK80R240S1	
S_{p1} and S_{p2}	IRFB4137PBF	
S_{S1} and S_{S2}	STF18N65M5	
D_{o1} to D_{o6}	SCS220AE2	



FIGURE 18. v_p and i_{Llk} in the primary side modulation mode.



FIGURE 19. i_{Cfly} and i_{Llk} in the primary side modulation mode.

is negative, and $v_{S3(DS)}$ is zero. Therefore, S₃ can achieve ZVS. Fig.15 gives the waveforms of S₄, and S₄ can also obtain ZVS. Fig.16 shows the ZCS operation of the secondary switches. Fig.17 provides the waveform of D₀₄.

In Fig. 18, v_p is a square wave with a variable duty ratio, and the top and bottom levels are not constant values because v_{CBL} varies with time. i_{Llk} is identical to i_p , and i_{Llk} decreases to zero due to L_{lk} sustain negative voltage during the freewheeling stages. Fig.19 gives i_{Cfly} and i_{Llk} , and i_{Cfly} is zero at power transfer stages, which means low current stress. The current flowing in C_{fly} would reduce furtherly with small C_{BL} . In Fig.20, S₄ can achieve ZCS OFF and ZVS ON operation. As the soft-switching conditions of ON instants decouple from OFF instants, S₄ can both reduce switching ON and OFF power loss at the same time. In Fig.21,



FIGURE 20. ZVZCS of S₄ in the primary side modulation mode.



FIGURE 21. ZVZCS of S₃ in the primary side modulation mode.



FIGURE 22. $v_{S4(DS)}$ and $v_{S3(DS)}$ in the primary side modulation mode.



FIGURE 23. Efficiency results of the proposed converter.

 S_3 turns ON with quasi ZCS and switches OFF with quasi ZVS. Also, S_3 obtains optimum power loss at ON and OFF instants without cross-influence on each other. Fig.22 proves the voltage stress of S_3 and S_4 is even.

Fig.23 shows the efficiency results of the proposed converter under different operation modes. As the turn ratio of the proposed converter is changing under different operation modes, both operation modes have no narrow duty



FIGURE 24. Efficiency comparison.

e-11-29 18:07 46 CH 1 1P2M	Sync: DC Manu 600 V Upper: 2MHz 50ms ② LPF: OFF Manu 1 A Lower: 10 Hz	Internal USB
Urmst	500.089 V	·····¥
Irmst	1.10268 A	\mathcal{N}
P i	0.55144kW	wave
Urms2	220.715 V	VECTOR
I rms2	2.34574 A	4 itens
P 2	0.51774kW	8 itens
7 1	93.889 %	16 itens 32 itens
Losst	0.03370kW	

FIGURE 25. Hard copy of the efficiency result.



FIGURE 26. Photo of prototype.

ratio condition. Thus, the efficiency maintains high value over a wide input voltage and output load range. In Fig.24, the efficiency of the proposed converter in hybrid operation mode compares with that of Fig.6 (a), and the proposed converter achieves high efficiency under high input voltage conditions.

VI. CONCLUSION

This paper proposes a flexible structure soft witching TL dcdc converter, and a 1-kW prototype verifies the theoretical analysis. The proposed converter has some clear benefits. The structure of the primary circuit is compact. The current of the clamping capacitor is low over the full operating range. The primary switches share even current distribution over a wide load range. As power devices have a wide soft-switching load range, the total switching power loss is low, and the conduction loss is also low because of no primary side circulating current. Besides, the added switching and conduction loss caused by the auxiliary switches is small. Hence, the efficiency over the full load range is high. At last, the minimized size of the filters means a high-power density. In brief, the proposed converter is a promising solution to the DC interface converter for the microgrids with DERs.

REFERENCES

- V. Telukunta, J. Pradhan, A. Agrawal, M. Singh, and S. G. Srivani, "Protection challenges under bulk penetration of renewable energy resources in power systems: A review," *CSEE J. Power Energy Syst.*, vol. 3, no. 4, pp. 365–379, Dec. 2017, doi: 10.17775/CSEEJPES.2017.00030.
- [2] D. Xu, Q. Wu, B. Zhou, C. Li, L. Bai, and S. Huang, "Distributed multienergy operation of coupled electricity, heating, and natural gas networks," *IEEE Trans. Sustain. Energy*, vol. 11, no. 4, pp. 2457–2469, Oct. 2020, doi: 10.1109/TSTE.2019.2961432.
- [3] L. Xiong, X. Liu, C. Zhao, and F. Zhuo, "A fast and robust real-time detection algorithm of decaying DC transient and harmonic components in three-phase systems," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3332–3336, Apr. 2020, doi: 10.1109/TPEL.2019.2940891.
- [4] L. Xiong, F. Zhuo, F. Wang, X. Liu, and M. Zhu, "A fast orthogonal signal-generation algorithm characterized by noise immunity and high accuracy for single-phase grid," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1847–1851, Mar. 2016.
- [5] W. Kang, M. Chen, B. Li, F. Chen, W. Lai, H. Lin, and B. Zhao, "Distributed reactive power control and SOC sharing method for battery energy storage system in microgrids," *IEEE Access*, vol. 7, pp. 60707–60720, 2019, doi: 10.1109/ACCESS.2019.2910352.
- [6] C. Ding, W. Yan, Z. Ren, R. Zhao, W.-J. Lee, and X. Tang, "Continuation power flow model for interconnected systems considering the electricity market influence and its corresponding distributed algorithm," *IEEE Access*, vol. 7, pp. 75910–75924, 2019, doi: 10.1109/ACCESS. 2019.2922173.
- [7] L. Xiong, X. Liu, D. Zhang, and Y. Liu, "Rapid power compensation based frequency response strategy for low inertia power systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, early access, Oct. 19, 2020, doi: 10.1109/JESTPE.2020.3032063.
- [8] L. Xiong, F. Zhuo, F. Wang, X. Liu, Y. Chen, M. Zhu, and H. Yi, "Static synchronous generator model: A new perspective to investigate dynamic characteristics and stability issues of grid-tied PWM inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6264–6280, Sep. 2016, doi: 10.1109/TPEL.2015.2498933.
- [9] H. Mohsenian-Rad and A. Davoudi, "Towards building an optimal demand response framework for DC distribution networks," *IEEE Trans. Smart Grid*, vol. 5, no. 5, pp. 2626–2634, Sep. 2014, doi: 10.1109/TSG. 2014.2308514.
- [10] F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004, doi: 10.1109/ TPEL.2004.833453.
- [11] Y. Shi and X. Yang, "Soft switching PWM cascaded three-level combined DC–DC converters with reduced filter size and wide ZVS load range," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6604–6616, Dec. 2015, doi: 10.1109/TPEL.2015.2391285.
- [12] Y. Shi and X. Yang, "Wide load range ZVS three-level DC–DC converter: Four primary switches, capacitor clamped, two secondary switches, and smaller output filter volume," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3431–3443, May 2016, doi: 10.1109/TPEL.2015.2464093.
- [13] X. Ruan, B. Li, Q. Chen, S.-C. Tan, and C. K. Tse, "Fundamental considerations of three-level DC–DC converters: Topologies, analyses, and control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3733–3743, Dec. 2008, doi: 10.1109/TCSI.2008.927218.
- [14] D. Liu, F. Deng, Z. Gong, and Z. Chen, "Input-parallel output-parallel three-level DC/DC converters with interleaving control strategy for minimizing and balancing capacitor ripple currents," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 3, pp. 1122–1132, Sep. 2017, doi: 10.1109/JESTPE.2017.2649221.
- [15] W. Liu, H. Jin, W. Yao, and Z. Lu, "An interleaved PWM method with better voltage-balancing ability for half-bridge three-level DC/DC converter," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 4594–4598, Jun. 2018, doi: 10.1109/TPEL.2017.2772900.
- [16] D. Liu, F. Deng, Q. Zhang, and Z. Chen, "Periodically swapping modulation (PSM) strategy for three-level (TL) DC/DC converters with balanced switch currents," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 412–423, Jan. 2018, doi: 10.1109/TIE.2017.2714125.

- [17] K.-W. Kim, J.-K. Han, B.-H. Lee, and G.-W. Moon, "High-efficiency three-level DC–DC converter with reduced circulating current and rectifier voltage stress," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2668–2679, Mar. 2020, doi: 10.1109/TPEL.2019.2925462.
- [18] S. W. Azeem, W. Chen, I. Tariq, H. Ye, and D. Kaija, "A hybrid resonant ZVZCS three-level converter suitable for photovoltaic power DC distribution system," *IEEE Access*, vol. 8, pp. 114981–114990, 2020, doi: 10.1109/ACCESS.2020.3002338.
- [19] Y. Shi, X. Wang, J. Xi, X. Gui, and X. Yang, "Wide load range ZVZCS three-level DC–DC converter with compact structure," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5032–5037, Jun. 2019, doi: 10.1109/ TPEL.2018.2881445.
- [20] Y. Shi, J. Xi, X. Wang, X. Gui, and X. Yang, "Large-power ZVZCS fullbridge three-level DC–DC converter with wide operation range and its application in sapphire crystal furnace power supply," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4191–4208, Dec. 2020, doi: 10.1109/JESTPE.2019.2933858.
- [21] J. Wu and Y. Lu, "Decoupling and optimal control of multilevel buck DC– DC converters with inverse system theory," *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7861–7870, Sep. 2020, doi: 10.1109/TIE.2019.2942565.
- [22] Z. Yao and S. Lu, "Voltage self-balance mechanism based on zerovoltage switching for three-level DC–DC converter," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10078–10087, Oct. 2020, doi: 10.1109/ TPEL.2020.2977881.
- [23] A. E. L. da Costa, N. Rocha, C. B. Jacobina, and E. L. L. Fabricio, "Single-phase AC–DC–AC three-level three-leg converter with reduced switch count," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2295–2307, Mar. 2020, doi: 10.1109/TPEL.2019.2925596.
- [24] C. Wang, Y. Lu, M. Huang, and R. P. Martins, "A two-phase three-level buck DC–DC converter with X-connected flying capacitors for current balancing," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 442–445, 2020, doi: 10.1109/LSSC.2020.3026056.
- [25] B. Li, X. Zhao, S. Zhang, Q. Fu, S. Wang, and D. Xu, "A hybrid modular DC/DC converter for HVDC applications," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3377–3389, Apr. 2020, doi: 10.1109/TPEL. 2019.2933288.
- [26] G. V. D. Broeck, W. Martinez, M. D. Vecchia, S. Ravyts, and J. Driesen, "Conversion efficiency of the buck three-level DC–DC converter in unbalanced bipolar DC microgrids," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9306–9319, Sep. 2020, doi: 10.1109/TPEL.2020.2969078.
- [27] L. Xiong, F. Zhuo, X. Liu, Z. Xu, and Y. Zhu, "Fault-tolerant control of CPS-PWM-Based cascaded multilevel inverter with faulty units," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 4, pp. 2486–2497, Dec. 2019.
- [28] D.-Y. Kim, J.-K. Kim, and G.-W. Moon, "A three-level converter with reduced filter size using two transformers and flying capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 46–53, Jan. 2013, doi: 10.1109/ TPEL.2012.2191798.



YONG SHI (Member, IEEE) was born in Henan, China, in 1974. He received the B.S. degree in industrial electrical automation from Xi'an Architecture and Technology University, Xi'an, China, and the M.Sc. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University, China, in 2002 and 2005, respectively.

From 2005 to 2007, he was a Lecturer with Shanghai Jiao Tong University, Shanghai, China. From 2007 to 2016, he was a Senior Engineer

with Xi'an Action Power Electrical Company Ltd., Xi'an, China. Since 2016, he has been a member of the College of Electrical and Information Engineering, Shaanxi University of Science & Technology, Xi'an, China, where he is currently a Professor. He has published more than 40 papers in journals and conferences in power electronics. His main research interests include soft-switching dc/dc converters, power factor correction converters, matrix converter, and multilevel converter.

IEEE Access



YIREN HU received the B.Eng. degree in electrical engineering and its automation from the Shaanxi University of Science & Technology, Xi'an, China, in 2016, where he is currently pursuing the M.Sc. degree. His current research interest includes topological structure of power electronic circuits.



BAOQUAN LIU (Member, IEEE) was born in Hebei, China, 1987. He received the B.S. degree in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2009, and the M.S. and Ph.D. degrees from Xi'an Jiaotong University, Xi'an, China, in 2012 and 2015, respectively. He is currently an Associate Professor with the School of Electrical and Information Engineering, Shaanxi University of Science & Technology. His research interests include system design and power

flow control of dc and ac micro-grids using hybrid energy storage.

...