

Received October 28, 2020, accepted November 17, 2020, date of publication November 20, 2020, date of current version December 9, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3039343

Evaluation Model of Loop Stray Parameters for Energy Storage Converter of Hybrid Electric Locomotive

YUNXIN FAN^{®1}, (Member, IEEE), WANG LI^{®1}, BO LIU^{®2}, MIAOXIN JIN^{®1}, XIAOYU REN^{®2}, CHUNMEI XU^{®2}, AND LIJUN DIAO^{®2}, (Senior Member, IEEE)

¹State Key Laboratory of Heavy Duty AC Drive Electric Locomotive Systems Integration, CRRC Zhuzhou Locomotive Company Ltd., Zhuzhou 412001, China ²School of Electrical Engineering, Beijing Jiaotong University, Beijing 100044, China

Corresponding author: Chunmei Xu (chmxu@bjtu.edu.cn)

This work was supported by the Key Project of the State Key Laboratory of Heavy Duty AC Drive Electric Locomotive Systems Integration under Grant 172195100750.

ABSTRACT When the silicon carbide (SiC) power module is applied to the energy storage converter of a hybrid locomotive, under the action of di/dt and loop stray inductance, it is easy to produce excessively high voltage overshoot, which affects the battery life and stimulates high-frequency oscillations, causing power devices to withstand greater electrical stress. In order to optimize the system layout and improve system performance, it is extremely necessary to accurately extract and evaluate the loop inductance. This paper takes the typical high-frequency converter structure as the object, establishes an equivalent model of the circuit, and quantitatively analyzes the loop inductance from a mathematical point of view. For the circuit after the parallel of absorption capacitor, the small signal model is used to analyze and reveal the role and influence of the absorption capacitor. Finally, the calculation results of the model are compared through a double-pulse experiment. The results show that the error between the model and the experimental results is about 1%, and the effect of evaluating the stray parameters of the converter circuit is good, and it can provide a theoretical support for the selection and design of the absorption capacitor.

INDEX TERMS SiC module, commutation circuit, stray inductance, extraction and evaluation.

I. INTRODUCTION

Bidirectional DC/DC converters are widely used in energy storage converters of hybrid locomotive, connecting power batteries or super capacitors as auxiliary power [1], [2]. With the development of power electronic devices, reducing volume, reducing cost and improving reliability have become research hotspots. Silicon carbide (SiC) devices have the characteristics of high thermal conductivity, fast switching speed and high blocking voltage [3]. Power electronic devices based on SiC modules solve the contradiction between high converter operating voltage and low power module withstand voltage, and also greatly increase the switching frequency of the converter and reduce the volume of the output filter devic [4], [5], which has extremely broad potential in the application of energy storage converters for hybrid locomotives.

The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang^(D).

Under the high-frequency and high-voltage working environment, the action of SiC MOSFET switching momentary excessive di/dt and loop inductance will induce higher electrical stress and reduce battery life. In addition, high-order harmonics are generated, which affects the performance of the system, and may also cause problems such as switching losses [6], electromagnetic interference [7], and noise pollution [8], and even endanger the normal operation of the system in severe cases. In order to implement targeted suppression measures, it is extremely necessary to accurately extract and evaluate the stray inductance of the power loop.

Loop inductance mainly includes device parasitic inductance, stray inductance of connecting parts and bus capacitance parasitic inductance [9]–[11], etc. Existing literature researches on the extraction method of stray inductance are mostly for laminated busbars. Literature [12] sorts out the transient process of turn-on and turn-off, and finds the most favorable stage for the extraction of stray inductance, combining the method of integral operation to extract the stray inductance. Literature [13] studies the laminated busbar of the five-level converter module, and tests the proposed method by comparing simulation and experiment. Reference [14] improves the traditional integration method by considering stray resistance and measurement offset, and improves the calculation accuracy. Literature [15] proposes to use the oscillation frequency during the turn-on and turn-off process to extract the loop inductance by analyzing the switching transient process of SiC MOSFET, which improves the accuracy. Although many literatures have proposed the optimization of the extraction method of stray inductance, most of the analysis is to improve the accuracy of the experimental extraction method from the analysis of the transient process of the device switching. The mathematical quantitative analysis of the power loop stray parameter model is not performed.

In order to enrich the theoretical basis and reduce the test cost, based on the previous research, this paper takes the bidirectional DC/DC converter based on SiC power module as the object, and establishes the stray parameter mathematical model of the power loop in sections. We quantitatively calculate the stray inductance of each part of the loop, and evaluate the proportion and influence of each section of stray parameters in the power loop. Finally, a double-pulse experiment is conducted to verify the accuracy of the theoretical analysis and the applicability of the evaluation model.

II. EXPERIMENTAL PLATFORM BASED ON SIC MOSFET

Figure 1(a) is the main circuit diagram of the bidirectional DC/DC converter, including support capacitor C_{dc} , support capacitor parasitic inductance L_{dc} , stacked bus bar L_{bus} , parallel SiC power module, filter inductor L_b and filter capacitor C_b , L_{d1} is SiC module parasitic inductance. This article takes the typical structure of the DC/DC converter shown in Figure 1(b) as the object, and builds the test platform shown in Figure 1(c) to extract the stray inductance of the converter power loop. Including DC voltage V_{DC} , support capacitance L_{dc1} , L_{dc2} , laminated bus bar L_{bus} , load inductance L_{load} and DUT.

The device under test is selected from Cree's CAS300M17BM2 half-bridge power module. The support capacitor and the power module are connected by a busbar. The busbar adopts a laminated structure, and the current between the positive and negative plates is reversed, which makes the magnetic field cancel and the busbar inductance reduced. In order to further reduce the loop inductance, absorption capacitors can be connected in parallel at the positive and negative ports of the power device. The absorption capacitor, the support capacitor and the power device are connected to the bus bar through bolts. The DC input terminal is supported by two supporting capacitors in parallel; during the test, the two ends of the upper tube gate source are turned off by applying negative pressure.

The test method is the traditional double-pulse test method. Figure 2 shows the timing diagram of the double-pulse test.



(a) main circuit diagram of the bidirectional DC/DC converter



(c) the test platform to extract the stray inductance of the converter power loop

FIGURE 1. SiC module test platform.

After the device under test is pressurized to stability, at time t_0 , the SiC MOSFET is turned on for the first time, and the drain current rises; At the first turn-off at time t_1 , the current change rate di/dt acts on the loop stray inductance and forms a voltage spike at both ends of the device after being superimposed with the bus voltage; At time t_2 , the device is turned on for the second time, and the reverse parallel diode of the upper tube reversely recovers, resulting in an overshoot of the drain current; at t_3 , the device is turned off, and a large voltage overshoot is formed again across the device under test. At this moment, the current change rate changes significantly, and the SiC junction capacitance has little effect, which is suitable for the extraction of stray parameters.

III. MODEL OF CONVERTER CIRCUIT CONSIDERING PARASITIC PARAMETERS

The converter circuit includes four parts as shown in Figure 3: support capacitor, laminated busbar, absorption capacitor and power module. The parasitic inductance of the power module can be obtained from the data sheet. This article mainly analyzes the other three parts.



FIGURE 2. Double pulse signal timing diagram.



FIGURE 3. Complete parasitic parameters model.

A. SUPPORT CAPACITANCE PARASITIC INDUCTANCE

The wide-band characteristic of the support capacitor is characterized by an RLC circuit, where R_{dc1} , C_{dc1} , and L_{dc1} are the stray resistance, main capacitance, and parasitic inductance of the support capacitor, respectively. Single support capacitors are directly connected in series by RLC. In this paper, two support capacitors are connected in parallel as an example for analysis. The equivalent circuit is shown in Figure 4.

Before the test process, first charge the supporting capacitor. Therefore, the positive electrodes of C_{dc1} and C_{dc2} are equipotential points. Equations (1)~(3) give the parameter values of each element in the process of equivalent transformation.

$$\begin{cases}
G_{dc1} = \frac{R_{dc1}}{R_{dc1}^2 + (\omega L_{dc1})^2} \\
G_{dc2} = \frac{R_{dc2}}{R_{dc2}^2 + (\omega L_{dc2})^2} \\
B_{dc1} = -\frac{\omega L_{dc1}}{R_{dc1}^2 + (\omega L_{dc1})^2} \\
B_{dc2} = -\frac{\omega L_{dc2}}{R_{dc2}^2 + (\omega L_{dc2})^2} \\
C_{dc} = C_{dc1} + C_{dc2} \\
\end{cases}$$
(1)

$$\begin{cases}
G_{dc} = G_{dc1} + G_{dc2} \\
B_{dc} = B_{dc1} + B_{dc2} \\
\end{cases}$$
(2)



FIGURE 4. Main capacitors equivalent circuit.



FIGURE 5. Schematic diagram of stray inductance distribution of laminated busbars.

$$\begin{cases} R_{\rm dc} = \frac{G_{\rm dc}}{G_{\rm dc}^2 + B_{\rm dc}^2} \\ L_{\rm dc} = -\frac{B_{\rm dc}}{\omega(G_{\rm dc}^2 + B_{\rm dc}^2)} \end{cases}$$
(3)

B. STRAY INDUCTANCE OF LAMINATED BUSBAR

According to the circuit structure of FIG. 1, FIG. 5 draws a schematic diagram of each stray inductance branch in the bus bar. In the figure, L_{1d} , L_{2s} , L_{3d} , L_{4s} , L_{pd} and L_{ns} are the inductance from C_{dc1} to SiC MOSFET positive electrode, from C_{dc1} to SiC MOSFET negative electrode, from C_{dc2} to SiC MOSFET positive electrode, from C_{dc2} to SiC MOSFET negative electrode, from DC power supply to SiC MOSFET positive electrode, from DC power supply to SiC MOS-FET negative, respectively.

There is direct mutual inductance in each branch inductance. Figure 6 shows the topology of the double-pulse test circuit. v_{1d} , v_{3d} , v_{s4} , v_{s2} are the terminal voltages of L_{1d} , L_{3d} , L_{2s} , L_{4s} , respectively. The volt-ampere characteristic formula of the stacked busbar with two supporting capacitors



(a) consider the circuit diagram of mutual inductance of laminated bus branches



(c) decoupling equivalent circuit diagram FIGURE 6. Topology of a stacked busbar considering mutual inductance.

in parallel is shown in equation (4).

$$V_{\text{bus}} = j\omega LI_{\text{bus}}$$

$$L_{\text{bus}} = \begin{bmatrix} L_{1d} & M_{13} & M_{14} & M_{12} \\ M_{31} & L_{3d} & M_{34} & M_{32} \\ M_{41} & M_{43} & L_{4s} & M_{42} \\ M_{21} & M_{23} & M_{24} & L_{2s} \end{bmatrix}$$

$$V_{\text{bus}} = \begin{bmatrix} v_{1d} \\ v_{3d} \\ v_{s4} \\ v_{s2} \end{bmatrix} I_{\text{bus}} = \begin{bmatrix} i_{1d} \\ i_{3d} \\ i_{s4} \\ i_{s2} \end{bmatrix}$$
(4)

In equation (4), L_{bus} is a 4 × 4 inductance matrix, and the inductance in FIG. 6(b) can be expressed using equation (5).

$$\begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \end{bmatrix} \begin{bmatrix} v_{1d} \\ v_{3d} \\ v_{s4} \\ v_{s2} \end{bmatrix} = j\omega \begin{bmatrix} L_{12} & M_{ds} \\ M_{sd} & L_{34} \end{bmatrix} \begin{bmatrix} i_{1d} \\ i_{3d} \end{bmatrix}$$
(5)



(a) Consider the circuit diagram of mutual inductance of laminated bus branches



(c) decoupling equivalent circuit diagram

FIGURE 7. Topology of inverter commutation circuit when 2 supporting capacitors are connected in parallel.

Decouple the two parallel coupled inductors to obtain a structure in which L_{12} - M_{ds} and L_{34} - M_{ds} are connected in parallel and then in series with M_{ds} . The calculation formula of the two parallel coupled inductors is shown in equation (6).

$$L_{\rm bus} = \frac{(L_{12} - M_{\rm ds}) \cdot (L_{34} - M_{\rm ds})}{L_{12} + L_{34} - 2M_{\rm ds}} + M_{\rm ds} \tag{6}$$

For a single support capacitor loop, the model calculation formula is:

$$L_{12} = L_{1d} + L_{2s} + 2M_{12} \tag{7}$$

In the inverter commutation circuit, the branches L_{pd} and L_{ns} between the DC power supply and the busbar should also be considered. Figure 7 shows the distribution of the stray inductance of each branch of the inverter commutation



FIGURE 8. Small-signal equivalent model of the test platform.

circuit. The analysis method is the same as that of the test platform with double supporting capacitors in parallel. According to equation (8), the inductance of the power supply branch can be obtained:

$$L_{\rm pn} = L_{\rm pd} + L_{\rm ns} + 2M_{\rm pn} \tag{8}$$

For the coupled inductance of three branches in parallel, there is independence during decoupling conversion, and only one or a few of them can be decoupled. The circuit after decoupling the star-connected circuit is shown in Figure 7(c).

Due to the parasitic inductance of the supporting capacitor, the DC side ends of the three equivalent branch inductances are no longer equipotential points. The two branches connecting the support capacitor and the positive pole of the power module should be connected in series with the support capacitor first, and then in parallel with the equivalent inductance of the DC voltage branch in the laminated busbar. At this time, the equivalent inductance of the inverter commutation loop can be obtained as shown in equation (9).

$$L_{loop} = L_{o} + L_{d}$$

$$\begin{cases}
L_{o} = \frac{L_{a}L_{b} + L_{a}L_{c} + L_{b}L_{c}}{L_{a}L_{b}L_{c}} \\
L_{a} = L_{pn} + M_{ds} - M_{pn1} - M_{pn3} \\
L_{b} = L_{12} + M_{pn3} - M_{ds} - M_{pn1} + L_{dc1} \\
L_{c} = L_{34} + M_{pn1} - M_{ds} - M_{pn3} + L_{dc2}
\end{cases}$$

$$M_{pn1} = \begin{bmatrix}
M_{p1} & M_{p2} \\
M_{n1} & M_{n2}
\end{bmatrix} \quad M_{pn3} = \begin{bmatrix}
M_{p3} & M_{p4} \\
M_{n3} & M_{n4}
\end{bmatrix}$$
(9)

C. THE FUNCTION AND INFLUENCE OF ABSORPTION CAPACITOR

After absorbing capacitors in parallel, the overvoltage phenomenon caused by stray inductance can be suppressed, but at the same time, the circuit structure is changed, making the circuit into a higher-order system, and it is difficult to obtain an analytical expression using time-domain analysis. This paper analyzes the circuit using the small-signal model of SiC MOSFET in the complex frequency domain. SiC MOSFTE is approximately a constant current source with a certain increase. According to the principles of DC current source open circuit and voltage source short circuit, Figure 8 shows the small signal equivalent model of the test platform.

The expression of loop inductance is:

$$L_{\rm loop} = L_{\rm dc} + L_{\rm bus} + L_{\rm d} \tag{10}$$

According to the equivalent circuit, the input admittance of the circuit is:

$$Y = j\omega C_{\rm oss} + \frac{1}{R_{\rm dc} + j\omega L_{\rm loop}}$$
$$= \frac{R_{\rm dc}}{R_{\rm dc}^2 + j\omega^2 L_{\rm loop}^2} + j(\omega C_{\rm oss} - \frac{\omega L_{\rm loop}}{R_{\rm dc}^2 + j\omega^2 L_{\rm loop}^2}) \quad (11)$$

When the imaginary part is 0, the circuit resonates. Therefore, the resonance condition of the circuit is:

$$\omega C_{\rm oss} - \frac{\omega L_{\rm loop}}{R_{\rm dc}^2 + j\omega^2 L_{\rm loop}^2} = 0 \tag{12}$$

The resonance frequency is:

$$\omega = \sqrt{\frac{L_{\rm loop} - R_{\rm dc}^2 C_{\rm oss}}{L_{\rm loop}^2 C_{\rm oss}}}$$
(13)

In order to ensure that the circuit resonates, it should be guaranteed $R_{\rm dc} < (L_{\rm loop}/C_{\rm oss})^{1/2}$. When $R_{\rm dc} \ll (L_{\rm loop}/C_{\rm oss})^{1/2}$, the resonance frequency of the circuit is approximately:

$$\omega \approx \sqrt{\frac{1}{L_{\rm loop}C_{\rm oss}}} \tag{14}$$

At this time, the circuit is approximately GCL parallel, and its equivalent admittance is:

$$Y = \frac{R_{\rm dc}}{R_{\rm dc}^2 + j\omega^2 L_{\rm loop}^2} + j(\omega C_{\rm oss} - \frac{\omega L_{\rm loop}}{R_{\rm dc}^2 + j\omega^2 L_{\rm loop}^2}$$
$$\approx \frac{R_{\rm dc}}{\omega^2 L_{\rm loop}^2} + j(\omega C_{\rm oss} - \frac{1}{\omega L_{\rm loop}})$$
(15)

The loop impedance is:

$$Z = \frac{L_{\rm loop}}{R_{\rm dc}C_{\rm oss}} \tag{16}$$

The closer the absorption capacitor is to the SiC module, the better the absorption effect. Figure 9 is a test platform circuit and its equivalent model of parallel absorption capacitors.

2

After the parallel absorption capacitor, during the switching process, the support capacitor will first charge the absorption capacitor, and then the absorption capacitor will discharge to the power module, so Figure 9(a) can be equivalent to Figure 9(b). According to the foregoing, when the absorption capacitor is close to the port of the power module, selecting an absorption capacitor with a sufficient value can completely absorb the voltage spike introduced by the parasitic inductance of the support capacitor and the stray inductance of the busbar, but at the same time, it will introduce parasitic inductance of the absorption capacitor.

$$C_{\rm snub} = \lambda \cdot C_{\rm oss} \tag{17}$$

When the voltage spikes caused by L_{dc} and L_{bus} are completely absorbed, the resonance impedance of L_{dc} , L_{bus}



(c) small signal model

FIGURE 9. Circuit diagram of test platform for parallel absorption capacitors.

and the absorption capacitor is much smaller than the L_{stray} impedance at the resonance frequency.

$$Z_{1} \ll j\omega(L_{\text{stray}} + L_{\text{snub}})$$

$$Z_{1} = \frac{j\omega(L_{\text{dc}} + L_{\text{bus}} + L_{\text{snub}}) \cdot \frac{1}{j\omega C_{\text{snub}}}}{j\omega(L_{\text{dc}} + L_{\text{bus}} + L_{\text{snub}}) + \frac{1}{j\omega C_{\text{snub}}}}$$
(18)

Simultaneous (17) and (18):

$$\lambda \gg \frac{L_{\text{loop}}}{L_{\text{dc}} + L_{\text{bus}} + L_{\text{snub}}} + \frac{L_{\text{loop}}}{L_{\text{stray}} + L_{\text{snub}}}$$
(19)

In addition, the absorption capacitor is connected in parallel at both ends of the device. After complete absorption, only the absorption capacitor parasitic inductance L_{snub} and power device stray inductance L_{stray} are in the loop. Therefore, the selection of the absorption capacitor is based on the two principles of capacitance and parasitic inductance. When $L_{snub} < L_{stray}/10$, the influence of L_{snub} can be ignored, so the requirement for its parasitic inductance when selecting the absorption capacitor is

$$L_{\rm snub} < \frac{n}{10} L_{\rm stray} \tag{20}$$

 $L_{\rm sn} = nL_{\rm snub}$, $L_{\rm sn}$ is the parasitic inductance of a single absorption capacitor, *n* is the number of parallel absorption capacitors.

At this time, the loop stray inductance is:

$$L_{\rm loop} = L_{\rm snub} + L_{\rm stray} \tag{21}$$

IV. STRAY PARAMERER EXTRACTION BASED ON CALCULATION MODEL AND Q3D

The stray parameters include four parts: supporting capacitance parasitic inductance, stacked busbar stray inductance, absorption capacitance parasitic inductance and power module parasitic inductance. Two supporting capacitors are connected in parallel and three absorption capacitors are connected in parallel. The parameters in the analysis model are shown in Table 1.

TABLE 1. Parameters in the analysis model.

| Model | Parameter | Numerical value |
|---------------------|--------------------------|--------------------|
| Support capacitance | $C_{\rm dc}/{\rm uF}$ | 1120 |
| | L _{dc} /nH | 40 |
| | $R_{ m dc}/{ m m}\Omega$ | 0.65 |
| Absorption | $C_{\rm snub}/{\rm uF}$ | 1 |
| capacitance | L _{snub} /nH | 32 |
| | $C_{\rm gd}/{\rm nF}$ | 0.12 |
| SiC | $C_{\rm gs}/{\rm nF}$ | 19.18 |
| MOSFET | $C_{\rm ds}/{\rm nF}$ | 2.45 |
| | Lstray/nH | 15 |
| Load inductance | $L_{\rm load}/{\rm nH}$ | 70 |

According to formula (1) \sim formula (3), the supporting capacitance parasitic inductance L_{dc} can be calculated as 20nH; The inductance of the laminated busbar is composed of mutual inductance and self-inductance. Figure 10 shows the busbar model built in Q3D software according to Figure (1)b. The principle of applying the excitation source is based on the actual test. For example, the supporting capacitor and power device are connected to the busbar with bolts, so the excitation source can be applied to the corresponding screw hole of the positive and negative busbars, and the simulation step and frequency are set according to the double pulse test time. After the inductance of each branch is obtained, calculation is performed according to equation (7), and the result is 25.1 nH. The parasitic inductance of the power device is obtained from the data sheet. According to equation (10), the loop inductance of the test platform can be obtained as 60.1nH.

V. EXPERIMENTAL EXTRACTION AND VERIFICATION OF STRAY PARAMETERS

Build a dual-pulse test platform based on the dual-pulse test schematic shown in Figure 1(b), and extract the stray



FIGURE 10. Busbar simulation model.



FIGURE 11. Experimental waveforms during shutdown.

inductance of each part of the power loop according to the waveform of the SiC MOSFET module off process.

A. STRAY PARAMETERS WITHOUT ABSORPTION CAPACITANCE

Select the positive-negative port, output-negative (down tube DS) and supporting capacitor port of the power module as the voltage test points to obtain the experiment waveform of voltage V_{DS} across the lower tube of the SiC MOSFET, the power module terminal voltage V_{pn} , the supporting capacitor terminal voltage V_{dc} and the drain current I_{d} , which is shown in Figure 11.

$$V_{\rm ds} = V_{\rm DC} - V_{\rm Rdc} - L_{\rm loop} \frac{{\rm d}i_{\rm d}}{{\rm d}t}$$
(22)

Among them, V_{Rdc} is the voltage drop of the stray resistance.

$$L_{\text{loop}} = \frac{\int_{t_1}^{t_2} \Delta V_1 dt}{|i_d(t_2) - i_d(t_1)|}$$
(23)

Similarly, equation (24) gives the calculation formulas for the supporting capacitance parasitic inductance and the stray inductance of the laminated busbar.

$$\begin{cases} L_{\rm dc} = \frac{\int_{t_1}^{t_2} \Delta V_3 dt}{|i_d(t_2) - i_d(t_1)|} \\ L_{\rm bus} = \frac{\int_{t_1}^{t_2} \Delta V_2 dt}{|i_d(t_2) - i_d(t_1)|} - L_{\rm dc} \end{cases}$$
(24)

Table 2 summarizes the stray inductance of each part obtained by model calculation and experiment extraction.

TABLE 2. Inductance of each part.

| | $L_{\rm dc}/\rm nH$ | $L_{\rm bus}/{\rm nH}$ | L _d /nH | $L_{ m loop}/ m nH$ |
|--------------|---------------------|------------------------|--------------------|---------------------|
| Theoretical | 20 | 25.1 | 15 | 60.1 |
| analysis | 20 | 25.1 | 15 | 60.1 |
| Experimental | 22.2 | 20.0 | 16.45 | 60.55 |
| extraction | 23.2 | 20.9 | 10.45 | 00.55 |

B. STRAY PARAMETERS AFTER PARALLEL ABSORPTION CAPACITORS

After the parallel absorption capacitors at the positive and negative ports of the power module, the experimental waveforms of the voltage V_{DS} across the lower tube of the SiC MOSFET, the voltage V_{pn} at the power module terminal, and the drain current I_d are shown in Figure 11. Table 3 statistics the inductance values of each part after theoretical analysis and experimental measurement after parallel absorption capacitors. After the parallel absorption capacitor, the absorption capacitor absorbs the overvoltage caused by the bus capacitor and the laminated bus bar, but at the same time introduces parasitic inductance. According to the experimental results, after a 1uF absorption capacitor is connected in parallel, the loop inductance is reduced by 21.95nH, and an absorption capacitance parasitic inductance of 13.6nH is introduced at the same time.

C. COMPARATIVE ANALYSIS OF EXPERIMENTAL RESULTS AND MODELS

When there is no parallel absorption capacitor, the measured loop inductance is basically consistent with the theoretical calculation. The parasitic inductance of the supporting capacitor and the parasitic inductance of the power device are



FIGURE 12. Experimental waveforms of the shutdown process when the absorption capacitors are connected in parallel.

TABLE 3. Inductance of each part after parallel absorption capacitor.

| | $L_{\rm snub}/\rm nH$ | $L_{\rm d}/{\rm nH}$ | L_{loop}/nH |
|--------------------------|-----------------------|----------------------|---------------|
| Theoretical | 10.7 | 15 | 25.7 |
| analysis Experimental | | | |
| extraction | 13.6 | 25 | 38.6 |

slightly larger than the theoretical value. This is due to the fact that the voltage probe is clamped on the busbar and bolts are introduced during the experimental measurement, which causes the terminal voltage generated by the busbar inductance to be small and L_{dc} and L_{d} too large. The equivalent inductance of the bus capacitor and the stacked busbar series is 44.1nH. After the absorption capacitor absorbs it completely, the parasitic inductance of 13.6nH is introduced, which is close to the theoretical analysis. This error is caused by the position where the probe is clamped during the measurement. Because the actual structure uses bolt connection, the probe can only be clamped inside the busbar, causing the measured value of the voltage spike at both ends of the busbar inductance to be small, and the L_{dc} and L_{d} ends are measured The value is too large. This is an inherent measurement error. Combined with the ANSYS Q3D simulation results of the busbar, the analysis of the error is correct and reasonable, and the measured value of the total loop inductance is consistent with the theoretical analysis, which can prove the effectiveness of the method. The existence of this error can better prove the value of the calculation model proposed in this article, because it can compensate for the inherent error of the measurement. We have further analyzed the mechanism of this error in the updated article.

Table 4 makes statistics on the proportion of inductance of each part in the power loop inductance before and after the parallel absorption capacitor. The parasitic inductance of the power module is based on the measured value when there is no parallel absorption capacitor.

| | L_{dc} | Lbus | $L_{\rm d}$ | $L_{ m snub}$ | L_{others} |
|---------------------|----------|--------|-------------|---------------|---------------------|
| Absorption | | | | | |
| capacitor not | 29.20/ | 24 50/ | 27.20/ | 0 | 0 |
| connected in | 38.3% | 34.5% | 27.2% | 0 | 0 |
| parallel | | | | | |
| Parallel absorption | 0 | 0 | 41.6% | 35% | 23.4% |
| capacitor | 5 | Ū | 41.070 | 5570 | 25.170 |

Before the parallel absorption capacitor, the parasitic inductance of the supporting capacitor accounted for the highest proportion of 38.3%, followed by the laminated busbar, accounting for 34.5%, and the parasitic inductance of the SiC module depends on the manufacturing process. When the busbar structure is fixed, the more supporting capacitors are connected in parallel, the smaller the loop equivalent inductance value. Therefore, we can try to use more supporting capacitors in parallel to reduce the loop inductance.

After the parallel absorption capacitor, the parasitic inductance introduced by the absorption capacitor accounted for the highest proportion, and the extra stray parameters due to insufficient contact of the absorption capacitor pin and contact accounted for 23.4%. When installing the absorption capacitor, multiple capacitors with small parasitic inductance should be connected in parallel as much as possible, and the capacitor can be fully contacted with the SiC module. In addition, attention should be paid to the parasitic inductance of the capacitor pin when selecting.

VI. CONCLUSION

In this paper, based on the SiC module-based hybrid locomotive energy storage converter converter circuit, a loop stray parameter evaluation model is established, and the stray inductance of each part of the power circuit is quantitatively calculated from a mathematical point of view. Firstly, the distribution of loop stray inductance is analyzed, and then the mathematical model of supporting capacitance equivalent circuit and laminated busbar considering the self-inductance and mutual inductance of the branch is established, and the effect of the absorption capacitance on the converter circuit is revealed through the small signal model. And influence. Finally, the results of model calculation and experiment extraction are compared to verify the accuracy and practicability of the model. The model can be used to calculate the power loop inductance of the converter in sections, clarify the distribution of stray parameters in the loop, and provide strong support for further optimization of the system structure layout. The model is still applicable to other similar topologies.

REFERENCES

- W. Qi, S. Yukun, and H. Yonghong, "Research on the braking power distribution strategy of a hybrid electric vehicle with accumulator— Supercapacitor composite power supply," *Adv. Technol. Elect. Eng. Energy*, vol. 29, no. S1, pp. 155–163, 2014.
- [2] K. Yedavalli, L. Guo, and D. S. Zinger, "Simple control system for a switcher locomotive hybrid fuel cell power system," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2384–2390, Nov. 2011.
- [3] L. Bo et al., "Regulation of driving resistance on switching behavior of SiC MOSFETs," Power Electron., vol. 54, no. 3, pp. 123–126, 2020.
- [4] L. Diao, H. Du, Z. Shu, Y. Xue, M. Li, and S. M. Sharkh, "A comparative study between AI-HM and SPD-HM for railway auxiliary inverter with pulsating DC link," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5816–5825, Jul. 2018.
- [5] S. Yin, J. Xia, Z. Zhao, L. Zhao, W. Liu, L. Diao, and J. Jatskevich, "Fast restarting of free-running induction motors under speed-sensorless vector control," *IEEE Trans. Ind. Electron.*, vol. 67, no. 7, pp. 6124–6134, Jul. 2020.
- [6] Z. Yicheng et al., "Transient model of switching unit between SiC MOS-FET and SiC SBD," Advanced Technology of Electrical Engineering and Energy, 2017, vol. 32, no. 12, pp. 58–69.
- [7] H. Sakairi, T. Yanagi, H. Otake, N. Kuroda, and H. Tanigawa, "Measurement methodology for accurate modeling of SiC MOSFET switching Behavior over wide voltage and current ranges," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7314–7325, Sep. 2018.
- [8] Y. Shi, R. Xie, L. Wang, Y. Shi, and H. Li, "Short-circuit protection of 1200V SiC MOSFET T-type module in PV inverter application," in *Proc. Energy Convers. Congr. Expo.*, Feb. 2017, pp. 1–5.
- [9] S. Tiwari, O.-M. Midtgard, and T. M. Undeland, "Design of low inductive busbar for fast switching SiC modules verified by 3D FEM calculations and laboratory measurements," in *Proc. IEEE 17th Workshop Control Modeling Power Electron. (COMPEL)*, Jun. 2016, pp. 1–8.
- [10] E. Gurpinar and A. Castellazzi, "Single-phase T-type inverter performance benchmark using Si IGBTs, SiC MOSFETs, and GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7148–7160, Oct. 2016.
- [11] B. Zhao, H. Qin, and C. Ma, "Exploration of switching characteristics of SiC-based power devices," *Adv. Technol. Elect. Eng. Energy*, vol. 33, no. 3, pp. 18–22, 2014.
- [12] F. Gaohui *et al.*, "Research on bus stray inductance extraction method based on switching transient process analysis," *Proc. CSEE*, vol. 34, no. 36, pp. 6442–6449, 2014.
- [13] D. Yufei, L. Haoze, and Y. Heya, "Structural layout optimization and laminated busbar design of 1.2MV. A hybrid clamp five-level converter module," Adv. Technol. Elect. Eng. Energy, vol. 31, no. 8, pp. 11–18, 2016.
- [14] J. Zhufeng, L. Weichen, and H. Sideng, "Optimization study of bus bar stray inductance extraction method in large-capacity power electronic devices," Adv. Technol. Elect. Eng. Energy, vol. 32, no. 14, pp. 1–7, 2017.
- [15] X. Zongkui, K. Junji, and Z. Zhibin, "Optimization of stray inductance extraction method for SiC MOSFET converter circuit," Adv. Technol. Elect. Eng. Energy, vol. 33, no. 21, pp. 4919–4927, 2018.



WANG LI received the B.S. degree in control theory and control engineering from the University of Electronic Science and technology, Sichuan, China, in 2013. He joined CRRC Zhuzhou Locomotive Company Ltd., (CRRC ZELC), in 2013, as a Fundamental Research Engineer and a Member of the State Key Laboratory of Heavy Duty AC Drive Electric Locomotive Systems Integration. His current research interests include simulation theory of rail transit electrical traction systems,

optimization algorithm of energy matching strategy for hybrid locomotive, and high-performance auxiliary system of urban rail vehicles.



BO LIU received the B.Eng. degree in electrical engineering and automatic chemistry from the Wuhan University of Science and Technology, in 2018. He is currently pursuing the master's degree in electrical engineering with Beijing Jiaotong University. His research interests include testing, evaluation, and application of new power electronics.



MIAOXIN JIN received the B.S. degree in electrical engineering from the Wuhan University of Technology, Wuhan, China, in 2009, the M.S. degree in electrical engineering from Northeast Petroleum University, Daqing, China, in 2012, and the Ph.D. degree in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2018. He joined CRRC Zhuzhou Locomotive Company Ltd. (CRRC ZELC), in 2019, as a Fundamental Research Engineer and a Member of the

State Key Laboratory of Heavy Duty AC Drive Electric Locomotive Systems Integration. His current research interests include simulation theory of rail transit electrical traction systems, optimization algorithm of energy matching strategy for hybrid locomotive, and high-performance auxiliary system of urban rail vehicles.



YUNXIN FAN (Member, IEEE) is currently the Director of the State Key Laboratory of Heavy Duty AC Drive Electric Locomotive Systems Integration. He is also a Professor Level Senior Engineer. He was selected into the second batch of national ten thousand talents program leading talents, in 2016. He has been committed to the research and development of rail transit traction power equipment technology, and has made outstanding contributions to the research and develop-

ment of heavy haul traction equipment and the mastery of key technologies, the upgrading of passenger rail transit equipment and the research and development of high-end equipment. His current research interests include theory of rail transit electrical traction systems and optimization of energy matching strategy for hybrid locomotive.



XIAOYU REN received the B.Eng. degree in electrical engineering and automation from Xinjiang University, in 2018. He is currently pursuing the master's degree in power electronic and ac drives with Beijing Jiaotong University. His research interests include energy management strategies, heterogeneous multi-power drive systems (HMDS), and power electronic drive.



CHUNMEI XU received the Ph.D. degree in control theory and control engineering from Beihang University, Beijing, China, in 2004. She was an Associate Professor and a Graduate Supervisor of the School of Electrical Engineering, Beijing Jiaotong University. From August 2014 to August 2015, she was an Academic Visitor of the University of Wisconsin Madison. Her major research interests include control theory and its applications, including intelligent control, predic-

tive control, servo system control, and control of traction drive system for urban mass transit.



LIJUN DIAO (Senior Member, IEEE) received the B.Eng. and Ph.D. degrees in electrical engineering from Beijing Jiaotong University, Beijing, China, in 2003 and 2008, respectively.

From 2008 to 2010, he was a Postdoctoral Researcher with the School of Electrical Engineering, Beijing Jiaotong University, where he is currently a Professor. He was a Project Investigator of the traction systems' research and development for China's first 100% low floor light rail vehicle, first

hybrid EMU, and other important projects. He is also the Vice-Dean of the Beijing Engineering Research Center for Electrical Rail Transit and a Deputy Secretary-General of Committee of Electrical and Electronic Technologies for Rail Transportation. From 2016 to 2017, he was also an Academic Visitor with the Faculty of Engineering and Physical Sciences (FEE), University of Southampton, Southampton, U.K. His research interests include power electronics and ac drives, transportation and ship electrification applications, control and management of multi-energy drive systems, safety control, and so on. He is a Senior Member of the China-Electrotechnical Society.

...