

Received October 14, 2020, accepted October 24, 2020, date of publication October 30, 2020, date of current version November 12, 2020. *Digital Object Identifier 10.1109/ACCESS.2020.3034999*

A Body Channel Communication Technique Utilizing Decision Feedback Equalization

JI-HOON L[E](https://orcid.org/0000-0002-3542-3885)E^{®1,2,3}, JAEHYUN KO⁴, (Graduate Student Member, IEEE), KWANGM[I](https://orcid.org/0000-0003-1448-4926)N KI[M](https://orcid.org/0000-0001-6462-6166)^{®4}, (Graduate Student Member, IEEE), MINSOO CHOI^{D5}, (Member, IEEE), JAE-YOON SIM^{®[4](https://orcid.org/0000-0003-1814-6211)}, [\(S](https://orcid.org/0000-0001-8144-9165)enior Member, IEEE), HONG-JUNE PARK®4[, \(S](https://orcid.org/0000-0003-1528-6235)enior Member, IEEE),

AND BYUNGSUB KIM®⁴, (Senior Member, IEEE) ¹Wallace H. Coulter Department of Biomedical Engineering, Emory School of Medicine, Georgia Institute of Technology, Atlanta, GA 30332, USA

²Parker H. Petit Institute for Bioengineering and Bioscience, Georgia Institute of Technology, Atlanta, GA 30322, USA

³School of Biological Sciences, Georgia Institute of Technology, Atlanta, GA 30322, USA

⁴Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang 37673, South Korea

⁵Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA 94704, USA

Corresponding author: Byungsub Kim (byungsub@postech.ac.kr)

This work was supported in part by the National Research Foundation of Korea under Grant NRF-2018R1A4A1025679, and in part by the Samsung Electronics under Pohang University of Science and Technology (POSTECH)-Samsung Semiconductor Educational Program (PSEP).

ABSTRACT This article presents the body channel communication technique that first adopts decision feedback equalisation. For the first time, we characterised post-cursor intersymbol interference of a single-bit pulse response of a human body channel for decision feedback equalisation achieving the first body channel communication faster than 100 Mb/s. In the proposed technique, an 8-tap decision feedback equaliser is utilised at the receiver to compensate for intersymbol interference of the body channel. The experimental results show that the proposed prototype transceiver achieved the highest data rates of 150 Mb/s and 10 Mb/s along 20-cm and about 100-cm body channels, respectively. Compared to the previous best result measured for the same body-channel distance of about 100 cm, the data rate is improved by ten times, showing that the proposed technique can significantly increase the speed of body channel communication.

INDEX TERMS Body-channel communication (BCC), decision feedback equalization (DFE), human-body communication (HBC), intra-body communication (IBC), wireless body area network (WBAN).

I. INTRODUCTION

Wireless body area networks (WBANs) refer to heterogeneous networks composed of computing devices such as wearables or implantable biomedical devices for applications dedicated to the human body [1]–[3]. In the earliest IEEE WBAN standardisation [4], the target applications were initially centred around low-power medical [5]–[8] and healthcare systems [9]–[11]. Nowadays, many other applications emphasise data rate and energy efficiency, rather than power consumption [2]; for instance, consumer electronics for entertainment purposes [3] (e.g., wearable audio player [12], wearable VR/AR [13], real-time multiplayer

The associate editor coordinating the r[evie](https://orcid.org/0000-0003-3924-227X)w of this manuscript and approving it for publication was Yiming Huo^t.

gaming platforms [14]), and context-aware environment (e.g., ambient intelligence [15]). To satisfy the requirements for these high-end applications (beyond 100 Mb/s data rate), the recent research focus is on improving communication systems' performance.

Body-channel communication (BCC) – synonymously known as human-body communication (HBC), which uses the human body as a signal-transmission medium, is now a widely-accepted physical layer (PHY) owing to its superiority in terms of power consumption and data rate [16]. Following the first successful BCC implementation using an IC chip [17], researchers have developed many more BCC transceivers with advanced schemes [16]–[29]. In general, two approaches have been investigated in designing BCC transceivers: RF communication and digital baseband

communication. For instance, RF BCC transceiver [24] has achieved a maximum data rate of 80 Mb/s at the total energy cost of 78.8 pJ/b based on a dual-band BPSK modulation. An example which uses digital baseband communication is the work that applies Walsh coding [25] aiming to make the best use of available human-body channel bandwidth as efficiently as possible; this transceiver has achieved a maximum data rate of 60 Mb/s at the energy cost of 181 pJ/b. In general, transceivers that use RF modulation schemes tend to be bulkier (e.g., 5.76 mm^2 [24]) due to their high implementation complexity. In contrast, digital transceivers have simpler architectures and require less chip area (e.g., 1.122 mm^2 [26]), but achieve slightly lower data rates. However, the achievable data rates, energy efficiency, and hardware costs of the state-of-the-art transceivers are not yet sufficient for high-end applications.

FIGURE 1. DFE-based BCC Transceiver. TX drives the human body via an electrode. Data signal passes through a human-body channel with the transmission path distance d. RX implements decision feedback equalisation to recover transmitted data. RX bias voltages V_{b1} and V_{b2} are applied externally with RX input impedance R_{RX} . Note the two separate reference grounds for TX and RX.

This work presents a BCC transceiver that significantly improves data rate and energy efficiency by adopting an equalisation technique. First, the time-domain channel pulse response was simulated using the *S*-parameters extracted from frequency-domain measurement. By thoroughly analysing the obtained channel information, it was found that the human-body communication (HBC) channel showed similar characteristics with ac-coupled interconnects such as transmission lines on FR4 boards [30]–[32] for high-speed chip-to-chip serial communications. Using this result, we designed and tested a BCC transceiver, which employs an equalisation technique typically implemented for high-speed serial links or optical communications – decision feedback equalisation (DFE). The proposed BCC transceiver exploits capacitively-coupled digital baseband communication with an analogue equalisation at the receiver (Figure 1). Comparisons with galvanic coupling BCC (GC-BCC), and the justifications of capacitive coupling BCC (CC-BCC) will be discussed in Section II. The transmitter (TX) is a simple inverter-based voltage-mode source-series terminated (SST) driver, whereas the receiver (RX) is a full-rate, resistivelyloaded, current-summing, 8-tap decision-feedback equaliser.

The transceiver, fabricated in 65-nm CMOS technology, achieved the highest data rate of 150 Mb/s (16.6 pJ/b) along a 20-cm-long body channel, and also offered reliable operation at 100 Mb/s (23.5 pJ/b) over an arm-to-arm transmission (*d* ∼ 1.0 m). For both modes of operation, the minimum achievable BER was 10−⁶ .

The paper is organised as follows. Section II describes and gives implications of the measured frequency- and time-domain characteristics of an HBC channel. Section III presents the proposed BCC TRX. Section IV describes the use of the fabricated chip for BCC implementation. Section V gives and discusses the implementation results. Finally, Section VI concludes the paper.

II. HUMAN-BODY COMMUNICATION CHANNEL

In a realistic BCC scenario, the TX and RX must have their own separate floating reference grounds, which should also be fully isolated from the earth ground. In other words, the return path should be closed through the environment, and not through the earth-grounded equipment. Therefore, throughout the experimental procedures, external earth-ground loops must be avoided absolutely, because they lead to invalid measurement results. Extensively investigated in the previous study [33], signals feeding through return paths provided by the external earth-ground loops cause significantly increased channel gain. Some of the earliest work [17] did not take the ground isolation into consideration, and hence obtained invalid frequency-domain measurements; for instance, the transmission gain across a 15-cm channel on the human forearm showed only about ∼6 dB attenuation [17], which is a greatly deviated value compared to one measured with the proper experimental setup that has accounted for ground decoupling (25-30 dB) [24]. For all experimental procedures in our work, ground isolation was achieved using appropriate methods, which will be explicitly described accordingly.

The target channel was the human body with attached Ag AgCl electrodes (3MTM Red DotTM 2239) separated by distance $d = 20$ cm/ \approx 100cm (Figure 1). Capacitive-coupling approach, i.e., a single signal electrode for TX and RX individually, was selected for the least transmission loss [34], [35]. The counterpart to the capacitive approach, commonly referred to as galvanic coupling (two electrodes), offers better environmental resilience at the cost of increased signal attenuation. The signal transmission path is fully confined by the human body between the TX and RX signal electrodes, whereas the return path is closed through the surrounding environment. To select an optimal signalling scheme and a TRX topology for the target HBC channel,

the channel's frequency and time-domain characteristics were carefully analysed.

FIGURE 2. Frequency-domain human body channel characteristics measurement setup.

A. FREQUENCY-DOMAIN CHARACTERISTICS

The frequency-domain characteristics of the HBC channel were obtained using a network analyser (HP8753ES, Hewlett Packard Inc.). The measurement setup (Figure 2) was similar to the one in [35], except that the utilised ground-decoupling balun transformers (FTB-1-1, Mini-Circuits Inc.) had wider bandwidths of 200 kHz to 500 MHz. Two identical PCBs, each of which had a 50 Ω transmission line, resembled a TX and an RX [36], [37]. The electrodes with snap wires were connected to the 50 Ω transmission lines of the PCBs whose grounds were deliberately left floating (capacitive coupling). Calibration was performed to de-embed undesired properties such as the 50- Ω transmission line and parasitic elements of the transformers. The electrodes were included in the target HBC channel characteristics, and thus not de-embedded because they are part of the channel in the realistic scenario. However, the electrode lead wires were unavoidably included in the measured network S parameters in addition to the target HBC channel characteristics; de-embedding of these properties requires further studies to extract the HBC characteristics exclusively.

The results shown in Figure 3 were measured based on the experimental setup illustrated in Figure 2. The *S*-parameters extracted with $50-\Omega R_{RX}$ are shown as the black solid line, and were loaded onto Spectre, from which S_{21} for different R_{RX} were simulated (dashed lines). The extracted *S*-parameters were used as the basis for transceiver simulations.

The HBC channel transmission gain H(f) across the frequency range of 200 kHz \le f \le 500 MHz (Figure 3a) showed an overall band-pass nature: a DC-blocking region, a relatively flat band for $f < 150$ MHz, and a gradual low-pass zone beyond 150 MHz. The capacitive elements of the human body [38] and the capacitive return path together give rise to

FIGURE 3. Simulated HBC channel gain vs. frequency for various R_{RX}: (a) linear 200 kHz $\leq f \leq$ 500 MHz; (b) semi-log 200 kHz $\leq f \leq$ 100 MHz. Black solid line: measured S_{21} parameter; coloured dashed-lines: simulated channel gains with increasing R_{RX} .

the DC-blocking property just as in high-speed AC-coupled interconnects [30], [31]. Due to the series RC connection through the human body's capacitive elements, and the RX termination impedance R_{RX} , the cut-off frequency of the DC-block region decreased as R_{RX} increased (Figure 3b). The band-path region of $H(f)$ increased with R_{RX} [26]. This can be interpreted as the voltage division between R_{RX} and other impedances $Z_{other}(f)$ such as electrodes and the human body:

$$
H\left(f\right) = 20 \log \left| \frac{R_{\text{RX}}}{R_{\text{RX}} + Z_{\text{others}(f)}} \right| \tag{1}
$$

For $R_{RX} < 1$ k Ω , $Z_{other}(f)$ is dominant in [\(1\)](#page-2-0), and thus $H(f)$ is approximately linearly proportional to R_{RX} . As R_{RX} gets increased further, it becomes the dominant term, thus reducing the effect of the proportional increment of $H(f)$, until it gets saturated at R_{RX} of 10 k Ω . Above R_{RX} of 2 k Ω , peaking at around 20 MHz was observed, which corresponds to complex intersymbol interference (ISI) in time-domain. Figure 4a shows how S21 varies with increasing d. A significant change occurred between $d = 30$ cm and about 100 cm, because the longer transmission path includes the torso of the human subject. Figure 4b describes the S21 measured under three different coupling configurations. The experimental setup for galvanic coupling was replicated from [35] using the same PCBs (Figure 2), with the electrode pitch of about 5 cm. As discussed earlier, the S21 with PCB ground connection creates an earth-ground loop and gives completely invalid results. Capacitive-coupling electrode configuration shows a better performance than galvanic configuration, confirming the previous studies [33]–[35] and our choice. However, since the return path is formed by capacitive coupling between the device ground planes, it is imperative to carefully consider the impacts of the return path for overall BCC performance.

FIGURE 4. Measured S_{21} vs frequency with (a) various d in capacitive coupling; and (b) three different electrode cconfigurations for $d \approx 100$ cm.

These considerations include the sizes of the ground planes, the distance between the ground planes, and environmental factors.

Note that for both results shown in Figure 3 and 4 were obtained with R_{RX} of 50 Ω , because the PCBs we designed (Figure 2) for frequency characteristics measurement had 50 Ω transmission lines, for matching with the termination impedance of the balun transformers. Mismatched impedances will give rise to the inclusion of unwanted characteristics.

B. TIME-DOMAIN CHARACTERISTICS

Unlike the frequency-domain measurements, there has been hardly any attempt to measure time-domain characteristics of the HBC channel because most of the previous BCC TRXs use RF schemes, in which the bandwidth availability is the primary concern. For DFE-based TRXs, however, time-domain information, especially the pulseresponse, is critical to examine and assess the significance of ISIs.

For the first time, the time-domain properties of the HBC channel were characterised for decision feedback equalisation by measuring single bit pulse responses (SBPRs) under various conditions. Because no available equipment can solely satisfy the ground isolation requirements, i.e., high-speed equipment's chassis is always earth-grounded strictly for safety reasons, we used our fabricated TRXs and customised PCBs to measure SBPRs (illustrated in Figure 5). A single bit pattern "...00100..." was produced and fed into the TX by a pattern generator (GB1400-TX, Tektronix Inc.); all output ports of the pattern generator were connected to the TX board through ground-decoupling balun transformers. While the TX periodically transmits a 1-UI-wide pulse,

FIGURE 5. Single-bit pulse response measurement setup.

FIGURE 6. Single bit pulse responses of a 20-cm human body channel (a) with, and (b) without ground isolation. The transmitted pulse width is 1μ s, which corresponds to 1 Mb/s BCC. R_{RX} of 1 k Ω is used. DC bias voltage of 0.7 V is shown.

the received waveforms were measured using an oscilloscope at human body channel distances of 20 cm and about 100 cm. Note that the probe to the oscilloscope input port is also connected via a balun transformer (with probe ground lead connected to the RX ground). The measurement without ground isolation gave a wholly different and invalid response compared to the measurement with ground isolation, proving the importance of ground isolation (Figure 6).

With ground isolation, SBPRs (Figure 7) were measured for various pulses whose widths (data rate) range from 100 ns (10 Mb/s) to 5 ns (200 Mb/s). The measured SBPRs showed the properties of the DC-blocking, the low-pass filtering, and irregularly uneven time-domain ISIs. At low speed (1 Mb/s), the SBPR in Figure 6a clearly showed the typical DC-blocking nature: a positive peak at the rising edge of the transmitted pulse, followed by a negative peak at the falling edge of the transmitted pulse; each peak resembles pulse signal through a series capacitor. As the pulse width (the corresponding data rate) was reduced from $1 \mu s$ (1 Mb/s) to 100 ns (10 Mb/s), the separated two peaks gradually got closer until they became overlapped (Figure 7b), after which the trailing post-cursors of the second peak started to dominate. As the pulse width was reduced to 6.67 ns, or equivalently as the corresponding data rate was increased to 150 Mb/s, the uneven in-band region of the frequency response caused the irregularly shaped post-cursor ISI (Figures 7c-d). This post-cursor ISI can be compensated by DFE as long as the number of post-cursor ISI taps does not exceed the DFE tap count. At a data rate of 150 Mb/s or below, significant post-cursor ISI taps were within eight taps of the SBPRs (Figure 6a) and Figures 7a-d), suggesting that an 8-tap DFE

FIGURE 7. Human body channel's responses to single bit pulses whose widths (the corresponding data rates in BCC) are (a) 100 ns (10 Mb/s), (b) 20 ns (50 Mb/s), (c) 10 ns (100 Mb/s), (d) 6.67 ns (150 Mb/s), and (e) 5 ns (200 Mb/s), respectively. The channel distance is 20 cm. R_{RX} of 1 k Ω is used. DC bias voltage of 0.7 V is shown.

FIGURE 8. An about 1-m human body channel's response to a single bit pulse whose width is 10 ns, which corresponds to 100 Mb/s BCC. R_{RX} of $\overline{\mathbf{1}}$ k Ω is used. DC bias voltage of 0.7 V is shown.

can enable 150 Mb/s BCC though the 20-cm body channel. At a higher data rate of 200 Mb/s (Figure 7e), the 9th and higher post-cursor ISI taps of the SBPR became not ignorable, implying that 200 Mb/s BCC requires more than eight DFE taps. In addition, it was interesting to observe a large pre-cursor of the SBPR at 200 Mb/s (Figure 7e), which cannot be compensated by DFE. Based on the time-domain SBPR measurement (Figure 7), we decided to implement an 8-tap DFE to target 150 Mb/s through a 20-cm body channel. Similarly, SBPR at the ∼100 cm channel (Figure 8) showed that an 8-tap DFE could achieve 100 Mb/s through an about 100-cm human body channel. Note that the measured raw SBPRs have zero DC voltage, as the signals were measured with an oscilloscope with baluns. The DC voltage of 0.7 V shown in Figures 6-8 was to reflect the bias voltage at the RX inputs (Figure 1), which was present *de facto*. This RX bias voltage is required for the proper operation of the RX main amplifier (Section III.C).

To summarise, we have extracted the frequency-domain S parameters for the frequency range of 250 kHz to 500 MHz, with which the transceiver was simulated and designed accordingly. Moreover, we have characterised time-domain pulse responses of the human body communication for the first time. The time-domain single-bit pulse responses were used as the basis for DFE tap coefficients (described in Section IV). All experiments were performed with careful experimental setup designs to provide isolated floating ground references (described in Section IV).

III. TRANSCEIVER DESIGN

A. DECISION FEEDBACK EQUALISATION

Previously reported BCC transceivers adopted either RF modulation [16], [20]–[24], [28] or digital baseband signalling [17]–[19], [25], [26], [29] without significant compensation for channel distortion, by assuming relatively flat frequency band. RF-based TRXs modulate data onto the flat frequency bands. Assuming that the channel has a narrow bandwidth, BW, the theoretical data rate would be limited to η ·BW, where η (bit·s⁻¹·Hz⁻¹) is the spectral efficiency of the modulation scheme. For example, the RF TRX [24] has achieved 80 Mb/s at most with two 40 MHz bands by exploiting BPSK, which has η of 1 bit⋅s⁻¹⋅Hz⁻¹. However, the performance is severely limited by the in-band distortion for a long channel because the exploited RF schemes have all assumed an ideally flat frequency band. In addition, the high complexity of the circuit for narrowband modulation requires significant power consumption [24].

In contrast to the RF TRXs, the digital baseband TRXs have mostly utilised the wider baseband. In reality, however, the mid-band channel is not flat, which is the main reason for the degradation of TRX performance. A simple analogue equaliser has been used [26] to compensate for high-frequency path loss to expand usable bandwidth. However, the benefit is severely limited due to its poor capability of equalising the complex characteristics (Figure 7 and Figure 8) of the HBC channel. For example, a typical analogue equaliser [14] cannot compensate for all the irregularly shaped ISIs (Figure 7d) due to its limited degrees of tuning freedom. Moreover, while the galvanic-coupling implementation gives resilience to environmental changes, due to increased attenuation TRX in [29] reports successful communication only at a 1 cm channel.

All previous research works have assumed a relatively flat frequency band at which communications are achieved. As a result, the performance was severely limited; in fact, hardly any work has ever attempted significantly to restore in-band distortions to efficiently expand usable bandwidths. DFE, which is well known for its supreme channel flattening capability, can therefore be used to compensate for the non-flat band of the HBC channel to a great extent [27]. We, for the first time, employed DFE to a BCC TRX to compensate for the in-band channel distortion.

Typically, DFE is implemented at RX actively to compensate for ISI caused by an uneven frequency response of

FIGURE 9. Example (a) transmitted, (b) received, and (c) after-DFE pulses for transmission of the isolated one-bit pattern: "...0001000...".

the channel. A simple block diagram of DFE is depicted in Figure 1, and the simulated waveforms are plotted in Figure 9. In time-domain, the non-flat band appears as post-cursor ISIs, which limit the performance. Even though the transmitted pulse is a clean one unit-interval (UI) square pulse (Figure 9a), the received pulse (Figure 9b) has many post-cursor ISIs due to channel distortion. Decision errors are simply unavoidable as trailing ISIs from previously transmitted data interfere with current (and future) signals. DFE improves communication performance by actively cancelling these ISIs based on the previous bit decision. Assuming that DFE properly cancels ISIs, the slicer output is the correct decision bit (Figure 1). A series of flip flops delay the correct bits (representing '1' or '−1') by multiples of the symbol interval. Each bit of the sequence corresponds to the polarity of the corresponding ISI tap that must be cancelled by DFE (Figure 9b). These bits are multiplied by the DFE coefficients that correspond to the ISI tap values (Figure 9b), and then are subtracted from the incoming signal by the summer (Figure 1). After the summer, the output signal is, in principle, ISI-free (Figure 9c), and thus the following slicer can correctly determine the received bits as initially assumed. As a result, DFE effectively eliminates ISIs and improves data rates significantly.

B. TRANSMITTER CIRCUIT

The TX (Figure 10a) is a voltage-mode non-return-to-zero (NRZ) driver, whose driving strength can be digitally controlled by an inverter driver and source-series terminated (SST) driver banks. The TX consists of 40 SST drivers and one inverter DRV1 with a huge driving strength. The driver's impedance can be controlled from 25 Ω to 1 k Ω .

FIGURE 10. Schematics of the proposed (a) voltage-mode TX; and (b) DFE RX.

The PMOS and NMOS of SST drivers were sized such that the pull-up and pull-down resistances were 10% of the series impedance $(1 \text{ k}\Omega)$ to preserve linearity. The purpose of the configurable output driving strength is to account for variations between human subjects (channel adaptability), and to find optimal driving strength required for minimum power dissipation.

The TX sends out a non-return-to-zero (NRZ) binary digital data directly onto the body. The DC components contained in NRZ data would be eliminated entirely after passing through the human body (Figure 3). However, the loss of DC information is irrelevant to receiver operation and, therefore, does not require special attention here.

Our design complies with the safety standard, which is introduced by the International Commission on Non-Ionizing Radiation Protection (ICNIRP) and the IEEE International Committee on Electromagnetic Safety [39]–[41]. These standards provide regulatory guidelines on human exposure to electric, magnetic, and electromagnetic fields in the RF regime based on potential tissue-heating effect. The external fields produced by electronic devices induce an electrical current in biological tissues, which can cause tissue heating. The restriction imposed for our frequency band-of-interest (150 MHz) is stated in a localised specific absorption rate (SAR) of 2 W⋅kg⁻¹ and 4 W⋅kg⁻¹ for general public exposure around for head and extremities, respectively [40]. However, in the case of BCC, wherein the current is directly applied to the tissue via electrodes, incident power density would be the more appropriate metric than SAR. The power density safety level, computed based on SAR, is stated as 10 W⋅m⁻² [41] at our frequency of interest. With the 3M 2239 electrode having a sensor area of 2.45 cm², the maximum incident power would be 2.45 mW. We performed simulations using the measured S-parameter model of a human body channel (Figure 3) to examine if the TX meets the safety limitations. The simulated average incident powers across all configurations of our TX fall below 2.45 mW, confirming the safety (Figure 11). Note that this value does not

FIGURE 11. Simulated incident power to the human body versus different TX driving impedances.

consider the locations on which electrodes are placed. A more rigorous model of the whole body would provide localised power in particular areas on the body. Moreover, no results have shown evidently harmful biological effects besides the tissue-heating effect, which is why the safety requirement in these types of wearable devices is less stringent than in implantable medical devices.

FIGURE 12. Simulated SBPRs at 100 Mb/s for R_{RX} 50 Ω to 10 k Ω .

C. RECEIVER CIRCUIT

The number of DFE taps and the RX termination impedance *R*_{RX} were co-optimised. As observed in frequency-domain characteristics (Figure 3) of the human-body channel, R_{RX} affects both the transmission gain and the flatness of the frequency response [26], associated with the required DFE tap count. In this design, the DFE tap count was determined by an evaluation based on time-domain channel simulations for various R_{RX} values using the S-parameters extracted from the frequency-domain measurement (Figure 3). Simulated SBPRs at 100 Mb/s for several R_{RX} values (Figure 12) describe two things: the received voltage increase as R_{RX} increase, confirming the investigation in [26]; and as also examined in equation [\(1\)](#page-2-0), R_{RX} above 1 k Ω also complicates post-cursor ISIs due to the introduced peaking (Figure 3). Therefore, R_{RX} imposes the trade-off between the signal amplitude and the post-cursor ISIs. The ideal eye height

FIGURE 13. Eye height versus number of DFE taps for R_{RX} 50 Ω to 5 k Ω .

(Figure 13) versus DFE tap counts was calculated using the optimal DFE tap coefficients that were mathematically computed from Figure 9 using the method in [42]. The required number of DFE taps increases with R_{RX} due to the increased complexity of the post-cursors ISI profiles. Considering the trade-off and hardware costs, an eight-tap DFE with R_{RX} of $1 \text{ k}\Omega$ was chosen to be implemented. Of course, by simply adding more number of DFE taps, the performance can be further enhanced. However, only insignificant improvement is expected (Figure 13). The proposed BCC TRX (Figure 1) therefore, exploits a capacitively-coupled 8-tap DFE RX terminated with $1 \text{ k}\Omega$.

FIGURE 14. Comparator (slicer) Monte Carlo simulation results. $\mu =$ 0.84 mV, $\sigma = 4.2$ mV, N = 2000.

The RX circuit (Figure 10b) is a full-rate, resistivelyloaded, current-summing, 8-tap decision-feedback equaliser. The RX consists of a main amplifier, an offset compensator, a sense amplifier, a DFE retimer, and tap controllers. The main amplifier sets up the main cursor current, while also amplifying the received voltage with a gain of about two. The offset compensator cancels slicer offset errors caused by transistor mismatch, and also enables the *in-situ* measurement of eye diagram [43]. The strong-arm sense amplifier makes decisions based upon the summed (equalised) differential voltages. The Monte Carlo simulations confirm practically tolerable designs within mismatch and process variations (Figure 14). Typical master-slave D-flip flops are used as the

DFE retimer. The currents can be tailored according to the shapes of pulse responses at a particular data rate. The DFE taps are designed such that the coefficients can be configured ranging 200% of the required range in simulation using the measured channel characteristics. Lastly, the polarity of the ith tap is digitally controlled by the exclusive-or logic function of polarity input Pi and the delayed-decision bit Qi. Whenever not used, taps are turned off completely by feeding '0' to the enable inputs ENi, instead of setting the tail current to '0' which would have caused unwanted currents to flow by the NMOS differential pair and the parasitic capacitors at the drain nodes of the tail current sources.

D. PERIPHERALS

The peripheral blocks of the chip include a 96-bit snapshot, a digital scan I/O, an internal pattern generator, and data buffers. The snapshot takes a 'snapshot' of a consecutive 96-bit sequence of the internal pattern generator (TX) or sliced data (RX). The scan I/O block allows the bidirectional flow of control bits. The internal pattern generator has two functionalities: user-defined programmable data pattern which can be invoked once or rotated continually, and a pseudo-random-bit-sequence generator (PRBS31). The data buffer interfaces the recovered data of the RX to an external environment, e.g., error detector equipment or CDR. The peripheral circuit blocks serve as configuration and test blocks that do not affect the transceiver core operation.

IV. IMPLEMENTATION

BCC Implementation of the fabricated transceiver requires [\(1\)](#page-2-0) essential prerequisites preceding the main experiment, and (2) conducting the main experiment.

A. EXPERIMENTAL PREREQUISITES

Prerequisites for the main experiment include chip fabrication and packaging, full-custom PCB design, and preparation of a proper experimental setup.

1) CHIP FABRICATION AND PACKAGING

To prove the concept of BCC exploiting DFE, the proposed TRX was fabricated in 65-nm bulk CMOS technology. Figure 15 shows the micrograph of the fabricated chip with the layout of the TRX. The TRX core measured 5600 μ m², of which the TX driver core and the RX DFE core occupied about 3500 μ m² and 2100 μ m², respectively. The fabricated chip was packaged with chip-on-a-board (COB) technology.

2) PCB DESIGNS

The PCB designs (Figure 16) must fulfil the ground isolation and high-speed signal integrity requirements. Two separate on-board low-dropout (LDO) regulators (TPS7A88, Texas Instrument Inc.) were included as isolated power sources for the TX and RX boards, respectively, to avoid using earthgrounded power supply units. LDO regulators are powered from USB ports of two battery-powered laptop computers. Whenever earth-grounded high-speed equipment made

FIGURE 15. Chip micrograph (1 mm × 2 mm) of the DFE BCC TRX. TX core occupies 3500 μ m²; RX core occupies 2100 μ m².

FIGURE 16. BCC PCB implementation of (a) TX (21 cm**2**); and (b) RX (49 cm**2**). Two separate LDOs are used as isolated power sources. On-board bias tees ensure CML voltage swing for data and clock inputs.

connections (e.g., clock or data) with the boards, the balun ground decoupling transformers were used. As the fabricated chip required CML-level voltage swings of 0.5-1.0 V for clock and data inputs, an on-board bias tee was implemented.

As the target data rate of the proposed transceiver was about 100 Mb/s regime, a special effort was required in designing the custom PCBs. Four-layer FR4 PCBs with ENIG surface were fabricated. The 50- Ω differential transmission lines had widths of 0.356 mm (14 mils) with the stated PCB specification. The ground copper planes of the TX and RX were 70 mm \times 30 mm, and 70 mm \times 70 mm, respectively.

B. EXPERIMENT SETUP

The aspects of the experimental setup (Figure 17) involve ground isolation, equipment management, transceiver configurations, and handling of the human under test. First, two separate laptops controlled firmware of FPGAs independently for TX and RX to ensure ground isolation. Throughout the experimental procedures, the laptops operated with batteries, i.e., should not be ac-powered. A GPIB/LAN gateway (Agilent E5810B, Agilent Technologies Inc.) provided remote access of equipment through a wireless network.

FIGURE 17. Overall experiment setup to achieve ground isolation. TX and RX boards have LDOs for isolated power supply. Balun transformers are used whenever the boards are driven with output ports of high-speed equipment. GPIB/LAN gate way sets up an internal wireless network for configuring and acquiring data from the equipment.

Using the internal network, the laptops configured and acquired data from the equipment using the IEEE-488 Standards (GPIB). The differential DATA outputs of the pattern generator (GB1400-TX, Tektronix Inc.) were used as the TX data. The CLK output was used as a reference clock source of an error detector (GB1400-RX, Tektronix Inc.), and the CLK_BAR output was used as a synchronisation clock of a pattern generator (81134A, Agilent Technologies Inc.), from which the transceiver clocks were driven. The pattern generator 81134A provided delay control (1-ps resolution) between the two available channels, by which the phases of TX and RX clocks were adjusted.

The transmitter configuration includes the number of drivers to be enabled and the selection of data source (internal or external pattern generator). The receiver configurations involve RX bias voltages, control of DFE tap currents and corresponding polarities, and an offset current. The digital control bits were configured using a serial scan I/O block. The RX bias voltages and DFE tap currents were adjusted by external DACs.

C. BCC EXPERIMENT

The main BCC experiment was divided into three stages: *in-situ* mapping of receiver input-referred voltage, application of particle-swarm-optimisation (PSO) algorithm for tap coefficient optimisation, and an eye diagram measurement. Before the main experiment, we performed a safety experiment.

1) SAFETY EXPERIMENT

A safety limit test was first performed for the BCC TX with a real human subject. The primary safety concern for these types of wearable devices (and other NFC devices) is associated with the possible tissue-heating effect caused by

a current induced by electric fields produced by the devices. In the cases of BCC, however, an electrical current is directly applied to the body. Therefore, the safety guideline set by ICNIRP in terms of power and power density would be more appropriate than SAR to assess safety in BCC. It is worth mentioning that since the BCC frequency response is attenuative, the power is maximum at the TX. To check whether the proposed TX satisfies the safety limit, the incident power localised on the electrode area was estimated by measuring the difference in current consumptions of the TX with and without the electrode attachment on the human arm (Figure 18). In the test, the maximum incident power (power density) of the TX was measured approximately 300 μ W (1.18 W·m²) satisfying the safety limit of 10 W·m⁻², which was discussed in Section III.B.

FIGURE 18. An indirect safety verification method to estimate TX incident power by measuring TX's power consumption (a) without, and (b) with attaching the electrode to the human body. TX's incident power is less than the power consumption increments with electrode attachment: P'_{TX} - P_{TX} = 300 μ W; < \cdot > is the operator of time average.

There are, however, some caveats in the estimated power density. First, it does not consider the positions on which the electrodes are attached in the body. For example, more stringent safety requirement should be set near the head area. Second, the estimate merely gives an averaged value over the total electrode area. Therefore, it must be ensured that the localised power at any points in the electrodes should be below the safety limit. Lastly, the measured power does not indicate the worst-case value. The proposed TX can inject a huge amount of current into the human body in case the TRX grounds become shorted. While it is highly unlikely for shorting of TRX grounds to occur (as TX and RX are distant), it is still necessary to be aware of this issue to prevent the worst-case scenario from happening at all. Considering all these caveats collectively, future studies should look into the safety requirement further.

2) IN-SITU MAPPING OF RX INPUT-REFERRED VOLTAGE

To perform *in-situ* mapping of RX input-referred voltage, Vin+ of the receiver was swept from 0.5 V to 0.9 V for a fixed Vin- of 0.7 V $(i = 1$ to n; where n depends on incremental step sizes). For each ith Vin+ voltage iteration, the DAC voltage that controls offset compensator current was swept $(j = 1$ to m). With the slicer output connected to GB1400-RX, BERs were measured for all combinations of V_{in+}^i and $V_{DAC, offset}^j$. A BER of 0.5 would indicate that

FIGURE 19. Input-referred differential voltage mapping for slicers. The slicer has an input-referred offset error of ∼12 mV; The offset error is compensated at V_{DAC} of ~0.4 V.

Vin+ is equal to Vin- $(0.7 V)$, i.e., the input-referred differential voltage is 0 V. Completing all combinations of iterations, we obtained a matrix that maps input-referred differential voltages to the offset compensator DAC voltages. Figure 19 shows the input-referred differential voltage (Vin⁺ -Vin⁻) versus the DAC voltage V_{DAC}. Using this mapping matrix, we were able to compensate for a slicer offset error, and an *in-situ* eye diagram was measured.

3) PARTICLE SWARM OPTIMISATION FOR DFE **COEFFICIENTS**

Coarse DFE tap coefficients were initially obtained from the pulse response at a particular target data rate and channel distance. These coefficients may not be of optimal values, and therefore to enhance the robustness of the transceiver, we used an optimisation routine based on the particle swarm optimisation (PSO) algorithm [44]. PRBS data were invoked and transmitted through the human body at the chosen *d*. At the fixed offset current, at which the slicer error was corrected, the RX clock phases were adjusted. For each clock phase iteration, BER was measured. Therefore, for a given particle (tap coefficient combinations), a horizontal bathtub curve was measured. The PSO was allowed to run until the particles approximately converged to one position, at which the eye width would be the maximum. This procedure was repeated once for the target data rate of 150 Mb/s at $d = 20$ cm, and another for the data rate of 100 Mb/s at $d = \sim 1.0$ m.

4) IN-SITU EYE DIAGRAM MEASUREMENT

An input-referred eye diagram was measured using the optimised combinations of the DFE tap coefficients (and corresponding tap currents). The process is essentially similar to the one performed for PSO. The eye height was determined by changing the offset current DAC voltage. For each vertical sweep point, the RX clock phase was adjusted. For all sets of swept VDAC/phase combinations, BER was measured. Using the mapping table obtained earlier, we measured the complete *in-situ* eye diagram.

V. IMPLEMENTATION RESULTS

We have demonstrated that the DFE technique would be applicable for BCC implementation with our proposed transceiver. Eye diagrams (Figures 20a and 20c) of the BCC TRX were measured *in*-*situ* for the first time in this work while communicating at 150 Mb/s through a 20-cm-long human limb (Figure 19b), and at 100 Mb/s through an about 100-cm arm-to-arm body channel. The recorded eye heights and widths (Figure 19d) at BER \lt 10⁻⁶ were 35 mV and 0.17 UI ($d = 20$ cm); and 45 mV and 0.22 UI ($d \approx 100$ cm). The TX driver core operating at 150 Mb/s and 100 Mb/s consumed 0.49 mW and 0.35 mW respectively, whereas the RX DFE core consumed about 2.0 mW regardless of the data rate; this corresponds to total TRX core energy costs per-bit of 16.6 pJ/b (150 Mb/s $\mathcal{Q} d = 20$ cm) and 23.5 pJ/b (100 Mb/s $\omega d \approx 100$ cm). For both modes of operation, the measured BER was 10^{-6} . It is worthwhile mentioning that without DFE enabled, no successful communications at these high data rates were viable, i.e., completely closed eye diagrams.

FIGURE 20. Eye diagrams measured in-situ (at the RX electrode) and the measured human body channels; (a) eye diagram measured at 150 Mb/s for (b) a 20-cm human arm channel. (c) eye diagram measured at 100 Mb/s for (d) an about 1-m human arm-to-arm channel.

Compared with prior implementations, our experimental results clearly showed that the proposed DFE technique can greatly improve BCC. Our experimental results are summarised and compared with other works in Table 1. The proposed TRX is the first BCC TRX utilizing DFE, and achieved 150 Mb/s, which is the fastest data rate reported to-date. Compared with the previous record (100 Mb/s) [29], which employed galvanic coupling, the proposed TRX improved the maximum data rate by 1.5 times with the 20-fold increase in the test channel distance. Slightly lower data rates of 80 Mb/s

	$[18]^{(a)}$	$[20]^{(b)}$	$[26]^{(a)}$	$[24]^{(c)}$	$[28]^{(a)}$	$[29]^{(b)}$	This work ^(a)	
Technology [nm]	180	180	65	65	65	180	65	
Scheme	Capacitive 3-Level PPM	Capacitive AFH-FSK	Capacitive 3-Level Walsh Code	Capacitive Coherent BPSK	mHBC $+$ OOK	Galvanic $\, +$ Bipolar RZ	Capacitive DFE	
Channel Distance [cm]	25	180		۰	150		20	≈ 100
Max. Data Rate [Mb/s]	10	10	60	80	5	100	150	100
Power [mW]	2.6	4.6	10.87	6.3	0.059	3.155	$2.49^{(d),(e)}$	$2.35^{(d),(1)}$
Incident Power [mW]	$\overline{}$				$\overline{}$		${}_{<0.30}$	
Energy/bit [pJ/b]	260	460	180	78.8	11.9	31.55	$17^{(d)}$	$24^{(d)}$
Bit Error Rate	10^{-4}	10^{-5}	10^{-5}	10^{-5} @40Mb/s	\blacksquare	10^{-9}	10^{-6}	10^{-6}
Eye Height (mV)	$\overline{}$				\overline{a}	$1000^{(g)}$	$35^{(h)}$	$45^{(h)}$
Eye Width (UI)	$\overline{}$					$0.79^{(g)}$	$0.17^{(h)}$	$0.22^{(h)}$
Sensitivity $[dBm]^{(i)}$	۰	$-65 \; (\partial. 10^{-5})$	-58 (a) 10^{-5}	(i)-40 @ 10^{-5}	$-56^{(k)}$	(1) (a) 10^{-9}	$-30 \; (\omega) \; 10^{-6}$	
Area [mm]	2.0	2.30	1.12	5.76	0.12	1.258	$0.00558^{(d)}$	

TABLE 1. System summary and comparison to other designs.

(a) Human subject; (b) Bionic arm; (c) Subject unspecified; (d) TRX datapath only; (c) TX Power of 0.49 mW; (f) TX power of 0.35 mW; (g) recovered data eye diagram; (h)RX input-referred eye diagram; $^{(i)}$ at specified BER; $^{(j)}$ 40 Mb/s; $^{(k)}$ unspecified BER; $^{(l)}$ unspecified sensitivity

and 60 Mb/s with capacitive coupling have been demonstrated in [24] and [26], respectively. However, channel distances are not clearly reported [24], [26]. Because ISI and the channel attenuation greatly increase with the channel distance, the performance difference would be much larger if similar channels were used in these works. For more fair comparisons, we also compared the proposed TRX with the prior works [18], [20] that were measured for similar channel distances. Although a slightly shorter 20-cm channel is used in this work, the maximum data rate of 150 Mb/s in this work is fifteen times as fast as the data rate of 10 Mb/s achieved in [18]. For similar about 100-cm-long channels, the proposed TRX achieved 100 Mb/s, which is ten times as fast as the data rate of 10 Mb/s reported in [20]. These results show that DFE has the potential to enable breakthrough improvement in BCC performance. One last thing to mention is that our design (and as most baseband-based BCC) has low sensitivity compared to the RF-based BCC because the performance of our design is mostly limited by ISIs caused by channel distortion rather than by low SNR as in RF circuit design. Despite the low sensitivity, our design has achieved reliable communication with BER of 10^{-6} .

VI. CONCLUSION

The first body channel communication technique utilising DFE was presented. To exploit DFE in BCC, the post-cursor ISI of a single bit pulse response of human body channels has been characterised and analysed in detail for the first time in this work. Based on this analysis, an inverter-based TX and an 8-tap DFE RX were implemented in 65-nm CMOS technology. The proposed DFE-based BCC TRX has achieved maximum data rates of 150 Mb/s and 100 Mb/s while communicating over the 20 cm and about 100 cm human-body channels, respectively. The achieved data rate of 150 Mb/s is about 1.5 times as fast as the previous record, even with a ∼20-fold channel distance. Compared with the prior arts measured for similar distances, our work has achieved substantial improvements in data rates (15 \times @ d \approx 20 cm and \sim 10 × @ d ≈100 cm). The implementation results show that the DFE technique, which has been exploited for the first time, could be the key enabler of a BCC transceiver that operates at several hundreds of megabits per second for many innovative body-area network applications, including, for instance, on-body ultra-definition-video streaming, realtime gaming, and many others.

Further improvement is possible in the future. First, the pulse response above 200 Mb/s (Figure 7e) suggests that the data rate can be improved by increasing the number of DFE taps and adopting a few-tap feed-forward equalisation (FFE) to account for pre-cursor ISI. Second, many existing techniques can be borrowed from wireline communication or more advanced communication systems for efficient channel adaptation and equalisation: for example, sign-sign least-mean-square algorithm in adaptive high-speed wireline transceivers, or pilot symbol-based channel estimation from advanced communication technologies like OFDM. Third, because our transceiver used a simple non-return-to-zero (NRZ) scheme for data transmission, i.e., uncoded signalling that contains dc components, employing encoding schemes with suppressed dc components such as Manchester coding or 8b/10b coding would enhance the data rate further. Moreover, safety issues in terms of potential electrode dissolution due to unbalanced can be resolved by coding methods that ensure DC balance. Fourth, the presented BCC TRX chip did not have implementations of clock path elements in this version, as the scope of our work was to test and validate the feasibility of DFE on BCC. In typical wireline transceiver design nowadays, the circuitries for clock path elements are well-established [45]–[47]. However, note that the relatively low target data rate (compared to the stateof-the-art Gb/s serial links) for BCC applications does not impose complex requirements in the clock path elements. Therefore, perhaps as simple as demonstrated in [48] would be sufficient to implement CDR. Lastly, the limitation of

the capacitive coupling approach and the issue with motion artefacts could be overcome by adopting on-chip real-time tap adaptation algorithms. It may not be straightforward to directly adopt existing adaptation techniques used in wireline transceivers, considering the time scale at which the channel characteristics change, i.e., HBC channel characteristics vary much more rapidly than that of wireline channels. Nevertheless, many clever methods have demonstrated successful adaptation within less than tens of milliseconds [49] (or even less [50]). Because typical human motion artefacts lie within the 0.01-5 Hz range, with appropriate modifications in the circuit designs, existing wireline adaptation algorithms can be efficiently utilised for BCC. To summarise, all these issues will help support fully functional wearable capabilities.

ACKNOWLEDGMENT

The authors would like to thank IDEC for providing CAD tool supports.

REFERENCES

- [1] M. A. Hanson, H. C. Powell, A. T. Barth, K. Ringgenberg, B. H. Calhoun, J. H. Aylor, and J. Lach, ''Body area sensor networks: Challenges and opportunities,'' *Computer*, vol. 42, no. 1, pp. 58–65, Jan. 2009.
- [2] M. Patel and J. Wang, "Applications, challenges, and prospective in emerging body area networking technologies,'' *IEEE Wireless Commun.*, vol. 17, no. 1, pp. 80–88, Feb. 2010.
- [3] S. Movassaghi, M. Abolhasan, J. Lipman, D. Smith, and A. Jamalipour, ''Wireless body area networks: A survey,'' *IEEE Commun. Surveys Tuts.*, vol. 16, no. 3, pp. 1658–1686, 3rd Quart., 2014.
- [4] IEEE Computer Society, *IEEE Standard for Local and Metropolitan Area Networks: Part 15.6 Wireless Body Area Networks*, IEEE Standard 802.15.6-2012, Feb. 29, 2012.
- [5] J. Georgiou and C. Toumazou, "A 126-/spl mu/W cochlear chip for a totally implantable system,'' *IEEE J. Solid-State Circuits*, vol. 40, no. 2, pp. 430–443, Feb. 2005.
- [6] K. Chen, Z. Yang, L. Hoang, J. Weiland, M. Humayun, and W. Liu, ''An integrated 256-channel epiretinal prosthesis,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1946–1956, Sep. 2010.
- [7] M. S. Okun, ''Deep-brain stimulation—Entering the era of human neural-network modulation,'' *New England J. Med.*, vol. 371, no. 15, pp. 1369–1373, Oct. 2014.
- [8] H. Gao, R. M. Walker, P. Nuyujukian, K. A. A. Makinwa, K. V. Shenoy, B. Murmann, and T. H. Meng, ''HermesE: A 96-channel full data rate direct neural interface in 0.13 µm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 4, pp. 1043–1055, Apr. 2012.
- [9] T. Handa, S. Shoji, S. Ike, S. Takeda, and T. Sekiguchi, ''A very lowpower consumption wireless ECG monitoring system using body as a signal transmission medium,'' in *Proc. Int. Solid State Sens. Actuators Conf. (Transducers)*, Chicago, IL, USA, vol. 2, 1997, pp. 1003–1006.
- [10] W. Lee and S. Cho, ''Integrated all electrical pulse wave velocity and respiration sensors using bio-impedance,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 3, pp. 776–785, Mar. 2015.
- [11] R. R. Harrison, "The design of integrated circuits to observe brain activity,'' *Proc. IEEE*, vol. 96, no. 7, pp. 1203–1216, Jul. 2008.
- [12] S.-J. Song, S. Lee, N. Cho, and H.-J. Yoo, "Low power wearable audio player using human body communications,'' in *Proc. 10th IEEE Int. Symp. Wearable Comput.*, Oct. 2006, pp. 125–126.
- [13] T. Starner, ''Human-powered wearable computing,'' *IBM Syst. J.*, vol. 35, no. 3.4, pp. 618–629, 1996.
- [14] Z. Lv, A. Halawani, S. Feng, S. ur Réhman, and H. Li, "Touch-less interactive augmented reality game on vision-based wearable device,'' *Pers. Ubiquitous Comput.*, vol. 19, nos. 3–4, pp. 551–567, Jul. 2015.
- [15] C. D. Kidd, R. Orr, G. D. Abowd, C. G. Atkeson, I. A. Essa, B. MacIntyre, E. Mynatt, T. E. Starner, and W. Newstetter, ''The aware home: A living laboratory for ubiquitous computing research,'' *CoBuild*, vol. 99, pp. 191–198, Oct. 1999.
- [16] J. Bae, K. Song, H. Lee, H. Cho, and H.-J. Yoo, "A 0.24-nJ/b wireless body-area-network transceiver with scalable double-FSK modulation,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 310–322, Jan. 2012.
- [17] S.-J. Song, N. Cho, and H.-J. Yoo, "A 0.2-mW 2-Mb/s digital transceiver based on wideband signaling for human body communications,'' *IEEE J. Solid-State Circuits*, vol. 42, no. 9, pp. 2021–2033, Sep. 2007.
- [18] S.-J. Song, N. Cho, S. Kim, J. Yoo, S. Choi, and H.-J. Yoo, ''A 0.9 V 2.6 mW body-coupled scalable PHY transceiver for body sensor applications,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2007, pp. 366–367.
- [19] A. Fazzi, S. F. Ouzounov, and J. Homberg, "A 2.75 mW wideband correlation-based transceiver for body-coupled communication,'' *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2009, pp. 204–205.
- [20] N. Cho, L. Yan, J. Bae, and H.-J. Yoo, "A 60 kb/s–10 Mb/s adaptive frequency hopping transceiver for interference-resilient body channel communication,'' *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 708–717, Mar. 2009.
- [21] N. Cho, J. Bae, and H.-J. Yoo, "A 10.8 mW body channel Communication/MICS dual-band transceiver for a unified body sensor network controller,'' *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3459–3468, Dec. 2009.
- [22] J. Bae, K. Song, H. Lee, H. Cho, and H.-J. Yoo, ''A low-energy crystalless double-FSK sensor node transceiver for wireless body-area network,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 11, pp. 2678–2692, Nov. 2012.
- [23] H. Lee, K. Lee, S. Hong, K. Song, T. Roh, J. Bae, and H.-J. Yoo, "A 5.5 mW IEEE-802.15. 6 wireless body-area-network standard transceiver for multichannel electro-acupuncture application,'' *IEEE Int. Solid-State Circuits Conf. (ISSCC) Tech. Papers*, Feb. 2013, pp. 452–453.
- [24] H. Cho, H. Kim, M. Kim, J. Jang, Y. Lee, K. J. Lee, J. Bae, and H.-J. Yoo, "A 79 pJ/b 80 Mb/s Full-Duplex Transceiver and a 42.5 μ W 100 kb/s Super-Regenerative Transceiver for Body Channel Communication,'' *IEEE J. Solid-State Circuits*, vol. 51, no. 1, pp. 310–317, Jan. 2016.
- [25] C. Keong Ho, J. Hao Cheong, J. Lee, V. Kulkarni, P. Li, X. Liu, and M. Je, ''High bandwidth efficiency and low power consumption Walsh code implementation methods for body channel communication,'' *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 9, pp. 1867–1878, Sep. 2014.
- [26] J. Lee, V. V. Kulkarni, C. K. Ho, and M. Je, "A 60 Mb/s wideband BCC transceiver with 150 pJ/b RX and 31 pJ/b TX for emerging wearable applications,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 498–499.
- [27] J. Lee, K. Kim, M. Choi, J. Sim, H. Park, and B. Kim, ''A 16.6-pJ/b 150-Mb/s body channel communication transceiver with decision feedback equalization improving >200% area efficiency,'' *IEEE Symp. VLSI Circuits*, Jun. 2017, pp. C62–C63.
- [28] J. Park and P. P. Mercier, "17.6 a sub-40 μ W 5Mb/s magnetic human body communication transceiver demonstrating trans-body delivery of highfidelity audio to a wearable in-ear headphone,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 286–287.
- [29] Y. Jeon, C. Jung, S.-I. Cheon, H. Cho, J.-H. Suh, H. Jeon, S.-T. Koh, and M. Je, ''A 100Mb/s galvanically-coupled body-channel-communication transceiver with 4.75 pJ/b TX and 26.8 pJ/b RX for bionic arms,'' in *Proc. Symp. VLSI Circuits*, Jun. 2019, pp. C292–C293.
- [30] L. Luo, J. M. Wilson, S. E. Mick, J. Xu, L. Zhang, and P. D. Franzon, ''3 Gb/s AC coupled Chip-to-Chip communication using a low swing pulse receiver,'' *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 287–296, Jan. 2006.
- [31] M. Choi, M. Lee, and B. Kim, "A 12-Gb/s AC-coupled FFE TX with adaptive relaxed impedance matching achieving adaptation range of 35- $75\Omega Z_0$ and $30-550\Omega R_{RX}$," in *IEEE Asian Solid-State Circuits Conference (A-SSCC) Dig. Of Tech. Papers*, Nov. 2018, pp. 209–212.
- [32] M. Choi, S. Lee, M. Lee, J.-H. Lee, J.-Y. Sim, H.-J. Park, and B. Kim, ''An FFE transmitter which automatically and adaptively relaxes impedance matching,'' *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1780–1792, Jun. 2018.
- [33] L. Vasi, Y. M. Gao, S. H. Pun, P. Mak, M. Vai, I. Krois, and M. Cifre, ''Effect of transmitter and receiver electrodes configurations on the capacitive intrabody communication channel from 100 kHz to 100 MHz,'' in *Proc. 15th Int. Conf. Biomed. Eng.*, 2014, pp. 613–616.
- [34] \check{Z} . Lucev, I. Krois, and M. Cifrek, "A capacitive intrabody communication channel from 100 kHz to 100 MHz,'' *IEEE Trans. Instrum. Meas.*, vol. 61, no. 12, pp. 3280–3289, Dec. 2012.
- [35] J. Bae and H.-J. Yoo, "The effects of electrode configuration on body channel communication based on analysis of vertical and horizontal electric dipoles,'' *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1409–1420, Apr. 2015.
- [36] M. Choi, J.-Y. Sim, H.-J. Park, and B. Kim, ''An approximate closed-form channel model for diverse interconnect applications,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 10, pp. 3034–3043, Oct. 2014.
- [37] M. Choi, K. Kim, J.-Y. Sim, H.-J. Park, and B. Kim, ''Analytical formulas for tradeoff among channel loss, length, and frequency of *RC*–and *LC*dominant single-ended interconnects for fast equalized link tradeoff estimation,'' *IEEE Trans. Compon., Package., Manuf. Technol.*, vol. 5, no. 10, pp. 1497–1506, Oct. 2015.
- [38] N. Cho, J. Yoo, S.-J. Song, J. Lee, S. Jeon, and H.-J. Yoo, ''The human body characteristics as a signal transmission medium for intrabody communication,'' *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 5, pp. 1080–1086, May 2007.
- [39] *Exposure to High Frequency Electromagnetic Fields, Biological Effects and Health Consequences (100 kHz-300 GHz)*, ICNIRP, Munich, Germany, 2009.
- [40] *IEEE Standard for Safety Levels with Respect to Human Exposure to Radio Frequency Electromagnetic Fields, 3 Hz to 300 GHz*, IEEE Standard C95.1-1991, 1999.
- [41] International Commission on Non-Ionizing Radiation Protection, ''Guidelines for limiting exposure to electromagnetic fields (100 kHz to 300 GHz),'' *Health Phys.*, vol. 118, no. 5, pp. 483–524, 2020.
- [42] B. Kim and V. Stojanovic, "Equalized interconnects for on-chip networks: Modeling and optimization framework,'' in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, San Jose, CA, USA, Nov. 2007, pp. 552–559.
- [43] S. Lee, J. Seo, K. Lim, J. Ko, J.-Y. Sim, H.-J. Park, and B. Kim, ''A 7.8 Gb/s/pin 1.96 pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 272–273.
- [44] J. Kennedy and R. Eberhart, ''Particle swarm optimization,'' in *Proc. IEEE ICNN*, Nov./Dec. 1995, vol. 4, pp. 1942–1948.
- [45] K. Sunaga, H. Sugita, K. Yamaguchi, and K. Suzuki, "An 18Gb/s duobinary receiver with a CDR-assisted DFE,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2009, pp. 274–275.
- [46] B. S. Leibowitz, R. Farjad-Rad, W. Stonecypher, Y. Frans, B. Daly, F. Heaton, B. W. Garlepp, C. W. Werner, N. Nguyen, V. Stojanovic, J. L. Zerbe, J. Kizer, H. Lee, F. Chen, A. Ho, M. Jeeradit, A. Bansal, T. Greer, and S. Li, ''A 7.5 Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered CDR,'' in *Proc. IEEE Int. Solid-State Circuits Conference. Dig. Tech. Papers*, Feb. 2007, pp. 228–599.
- [47] M. Pozzoni, S. Erba, P. Viola, M. Pisati, E. Depaoli, D. Sanzogni, R. Brama, D. Baldi, M. Repossi, and F. Svelto, ''A multi-standard 1.5 to 10 Gb/s latch-based 3-Tap DFE receiver with a SSC tolerant CDR for serial backplane communication,'' *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1306–1315, Apr. 2009.
- [48] T. Hu and P. Gray, "A monolithic 480 Mb/s AGC/decision/clock-recovery circuit in 1.2-µm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1312–1318, Dec. 1993.
- [49] A. Roshan-Zamir, T. Iwai, Y.-H. Fan, A. Kumar, H.-W. Yang, L. Sledjeski, J. Hamilton, S. Chandramouli, A. Aude, and S. Palermo, ''A 56-Gb/s PAM4 receiver with low-overhead techniques for threshold and edge-based DFE FIR- and IIR-tap adaptation in 65-nm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 672–684, Mar. 2019.
- [50] S. Shahramian, B. Dehlaghi, and A. C. Carusone, ''Edge-based adaptation for a 1 IIR $+1$ discrete-time DFE converging in 5 μ s," *IEEE J. Solid-State Circuits*, vol. 51, no. 2, pp. 3192–3203, Dec. 2016.

JI-HOON LEE received the B.Eng. degree (Hons.) in electrical and electronic engineering from Imperial College London, London, U.K., in 2015, and the M.S. degree in electrical engineering from POSTECH, Pohang, South Korea, in 2017. He is currently pursuing the M.S. degree in biology and the Ph.D. degree in biomedical engineering with the Georgia Institute of Technology. His current research interests include organoid models for disease modelling and drug development.

JAEHYUN KO (Graduate Student Member, IEEE) received the B.S. degree in electronic and communication engineering from Hanyang University (ERICA Campus), Ansan, South Korea, in 2017. He is currently pursuing the M.S. degree in electrical engineering with the Pohang University of Science and Technology (POSTECH), Pohang, South Korea. His current research interests include delta-sigma modulator and high-speed link circuit.

KWANGMIN KIM (Graduate Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from the Pohang University of Science and Technology, Pohang, Korea, in 2015 and 2017, respectively, where he is currently pursuing the Ph.D. degree. His current research interest includes CAD tool development.

MINSOO CHOI (Member, IEEE) received the B.S. degree in electronics engineering from Soongsil University, Seoul, South Korea, in 2012, and the M.S. and the Ph.D. degrees in electrical engineering from the Pohang University of Science and Technology, Pohang, Korea, in 2014 and 2018, respectively. He is currently a Postdoctoral Researcher with the University of California at Berkeley, Berkeley, CA, USA.

JAE-YOON SIM (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electronic and electrical engineering from the Pohang University of Science and Technology (POSTECH), South Korea, in 1993, 1995, and 1999, respectively.

From 1999 to 2005, he was a Senior Engineer with Samsung Electronics, South Korea. From 2003 to 2005, he was a Postdoctoral Researcher with the University of Southern California, Los Angeles. From 2011 to 2012, he was a Visiting

Scholar with the University of Michigan, Ann Arbor. In 2005, he joined the Department of Electrical Engineering, POSTECH, where he is currently a Professor. His research interests include serial and parallel links, PLLs, data converters, ultra-low-power sensor circuits, and power module for plasma generation.

Dr. Sim received the Special Author-Recognition Award at ISSCC 2013 and was a co-recipient of the Takuo Sugano Award at ISSCC 2001. He has served on the Technical Program Committee of the IEEE International Solid-State Circuits Conference (ISSCC), the Symposium on VLSI Circuits, and the Asian Solid-State Circuits Conference (ASSCC).

HONG-JUNE PARK (Senior Member, IEEE) received the B.S. degree from Seoul National University, Seoul, South Korea, in 1979, the M.S. degree from the Korea Advanced Institute of Science and Technology, Taejon, South Korea, in 1981, and the Ph.D. degree from the University of California at Berkeley, Berkeley, CA, USA, in 1989.

His research interests include low-power analog circuits for hearing aids and ultrasound sensor

interface, and high-speed circuits for DRAM interface. He was a CAD Engineer with ETRI, South Korea, from 1981 to 1984, and a Senior Engineer with the TCAD Department, INTEL, from 1989 to 1991. In 1991, he joined the Faculty of Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, South Korea, where he is currently a Professor. He has authored four books on analog and digital CMOS circuits in Korean and developed a public-domain window program SIGMA-SPICE. He has authored and coauthored more than 300 research articles including 107 international journal articles and holds 37 international patents and 53 Korean patents.

Prof. Park is a member of IEEK. He served as the Editor-in-Chief of the *Journal of it Semiconductor Technology and Science*, from 2009 to 2012, the Vice President of IEEK, and the Technical Program Committee Member of ISSCC, SOVC, and A-SSCC for several years. He received the Haedong Academics Award from IEEK, in 2012.

BYUNGSUB KIM (Senior Member, IEEE) received the B.S. degree in electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2000, and the M.S. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2004 and 2010, respectively.

He was an Analog Design Engineer with Intel Corporation, Hillsboro, OR, USA, from 2010 to 2011. In 2012, he joined the faculty of the Department of Electrical Engineering, POSTECH, where he is currently an Associate Professor.

Dr. Kim received several honorable awards. He was a recipient of the IEEE Journal of Solid-State Circuits Best Paper Award, in 2009, the Analog Device Inc., and the Outstanding Student Designer Award from MIT, in 2009. He was a co-recipient of the Beatrice Winner Award for Editorial Excellence at the 2009 IEEE Internal Solid-State Circuits Conference. For several years, he served or has been serving as the Technical Program Committee Member of the IEEE International Solid-State Circuits Conference and the IEEE Asian Solid-State Circuits Conference.

 \sim \sim \sim