

Design of Double-Gate Tri-Active Layer Channel Based IGZO Thin-Film Transistor for Improved Performance of Ultra-Low-Power RFID Rectifier

SHASHI K. DARGAR¹, (Senior Member, IEEE), AND
VIRANJAY M. SRIVASTAVA¹, (Senior Member, IEEE)

Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban 4041, South Africa

Corresponding author: Shashi K. Dargar (drshashikant.dargar@ieee.org)

ABSTRACT In a Radio Frequency Identification (RFID) circuit, the rectifier plays a vital role since it converts the received RF energy from a distant transmitter (reader) to power the entire RF circuit of the passive tag. The thin-film transistors have the potential to affect the rectifier circuit performance using the channel structural modification in the device to accomplish better gate-control for low-power operations. In this paper, the authors have presented a novel design of a double-gate amorphous In-Ga-Zn-O (IGZO) based thin-film transistor with a tri-active layer channel structure. Further, the experimental characterization of the device has been implemented using the SPICE model to analyze the device performance in the rectifier circuits. The simulation reports the competitive results with an improved rectifier performance using the proposed structure. The performance of ultra-low-power rectifier topologies has been compared with the conventional rectifier circuit. Among others, the differential rectifier circuit arrangement has a high power conversion efficiency of 20.06% for low input 0.45 V–0.61 V, whereas Self- V_{TH} -Cancellation (SVC) configuration optimum power consumption is 0.14 μW . The promising results suggest the device deployment in the passive RFID tags and implantable devices in ultra-low-power integrated circuits.

INDEX TERMS Amorphous IGZO, active layer channel, RFID, thin-film transistors, VLSI.

I. INTRODUCTION

In recent times, Radio Frequency Identification (RFID) systems are increasing much progressively due to the technological advancements in device designs. The RFIDs are a driving technology that utilizes a communication interface between RFID identifiers (tags) and a reader. The modern systems such as product in-out management, library book management, supply-chain management, and other analogous industries are using RFIDs for item-level tracking and monitoring in several applications areas such as transport, hospitals, commerce, airlines, and cloth-trading and many more [1]. Despite being the fact that the RFIDs have great potential in a variety of upcoming applications, though a limitation of the high manufacturing cost is associated with the RFID tags. Alternatively, non-silicon materials such as an oxide or organic material in Thin-Film Transistors (TFTs) has drawn significant attention in the last decade for the production of low-cost, flexible, transparent RFID tags [2]–[4]. The RFID tags using organic thin-film transistors have been capable of realizing

wireless operations up to a few kHz. However, attaining a satisfactory operational speed and maintaining low-power consumption in the organic-TFTs remained challenging thus far. In contrast, the oxide-TFTs have been quite promising for making transparent RFID tags and appeared as a prominent application other than the active matrix displays [5]. Primarily, due to the advantages such as ease of fabrication processing, good transparency, high mobility, and low leakage current, the amorphous In-Ga-Zn-O (α -IGZO) material was preferred over the other oxide-TFTs and well-recognized for the transparent RFIDs [6]–[8]. In particular, since the RFID tag operates quite distant from the reader, the received RF signal is attenuated due to travel distance, and often a very low voltage is induced across the tag antenna [9], [10]. Therefore, the rectifier, as a subsequent circuit in the passive RFID tag, should have a small turn-on voltage. The conventional circuit based on the Schottky diode stands incompatible owing to the limitation of fabrication technology and processing costs [11].

In this paper, the authors have proposed a Double-Gate (DG) amorphous IGZO thin-film transistor that contains a Tri-Active Layer (TAL) channel structure obtained from

The associate editor coordinating the review of this manuscript and approving it for publication was Kalyan Koley¹.

the experimental characterization of multi-stack layers and implemented using LEVEL3 SPICE to analyze the performance in various RFID rectifier circuits at the operating frequency of 13.56-MHz. The paper is organized as follows: Section II details the device model and foundation of layer structure for our design. The detail of the simulation and characteristics of the DG-TAL IGZO TFT are described in Section III. Section IV presents the circuit implementation derived from the device characteristics and the results of the rectifier circuit simulation for the comparison of performance. Finally, conclusions drawn from the obtained results are presented in Section V.

II. DEVICE MODEL AND STRUCTURE DESIGN

The electrical behavior of an amorphous IGZO-TFT is substantially affected by the amount of Indium (*In*) and Gallium (*Ga*) present in the channel layer. Also, the density of states (DOS), which signifies the number of states neighboring to some specific energy level, is usually the governing parameters for determining the device performance [12]. In an α -IGZO structure, g_{ta} , g_{td} , and g_{gd} are the acceptor-like conduction band-tail, the donor-like valence band-tail, and the donor shallow-gap states, respectively, affect the device behavior. Precisely, the metal cation s-bands disorder is the reason for g_{ta} that causes the 5s orbitals of the Indium (*In*) in its Conduction Band Minimum (CBM). Consequently, increasing the *In* content leads to an increase of the g_{ta} as well. Furthermore, both the g_{td} and g_{gd} parameters have a profound effect on the existing Oxygen Vacancy (OV). The effective carrier concentration of fixed material can be determined from the Fermi-Dirac statistics.

As the subgap DOS of α -IGZO are well defined using exponent distribution of band-tail (g_{ta} , g_{td}), and Gaussian-distributed OV states (g_{ga} , g_{gd}), it implies that the acceptor-like states are modeled from the linear superposition of g_{ta} and g_{ga} [13], [14], which can be given as:

$$g_A(E) = n_{ta} \times \exp\left[\frac{E - E_C}{w_{ta}}\right] + n_{ga} \times \exp\left[-\left(\frac{E_{ga} - E}{w_{ga}}\right)^2\right] \quad (1)$$

where n_{ta} , E , E_C , and w_{ta} are the edge intercept density, state energy, edge energy, and characteristic slope (decay energy) of the conduction band, respectively, and n_{ga} , E_{ga} & w_{ga} are the total DOS, the peak energy, and the standard deviation of states, respectively. Similarly, the donor-like Gaussian function can be described by the equation as given in (2).

$$g_{gd}(E) = n_{gd} \times \exp\left[-\left(\frac{E - E_{gd}}{w_{gd}}\right)^2\right] \quad (2)$$

where n_{gd} is the total DOS, E_{gd} is the peak energy, and w_{gd} is the characteristic decay energy of the valence band. Furthermore, in α -IGZO drift carrier mobility, μ_d depends largely on charge mobile carrier density Q_{CB} [15].

However, it is hard to determine the drift mobility as the Q_{CB} diminishes due to the gate-induced total charge density and the subgap traps, Q_s . Instead, Q_s can be merely calculated using $[Q, (V_G - V_x)] \approx C_G(V_G - V_T - V_x)$, where C_G , V_x , and V_T are the gate capacitance per unit area, the potential in the channel at a distance x from the source, and the potential difference between the gate and the channel, respectively. Henceforth, renormalizing the subgap traps in the mobility term in the bias-dependent field-effect mobility, $\mu_{FE}(V_G)$, can be written as:

$$\mu_{FE}(V_G) = \frac{\mu_d[Q, (V_G - V_x)]}{Q_{CB}(V_G - V_T)} \quad (3)$$

and,

$$Q_{CB} = C_G k_\mu (V_G - V_T)^{1+\beta} \quad (4)$$

where k_μ is a constant, which includes n_{t0} . Substituting (4) for Q_{CB} in (3) with the power index β according to Leroux [16], by $2[(w_{ta}/k_B T) - 1]$, the bias dependent mobility $\mu_{FE}(V_G)$ including trap density of states and carrier mobility from Rensselaer Polytechnic Institute (RPI) TFT model [17], is given by:

$$\mu_{FE, RPI}(V_G) = \mu_d k_\mu (V_G - V_T)^\beta \quad (5)$$

The effective gate voltage in the channel changes as a function of x with the voltage difference dV between x and $x+dx$ is $I_D(V_G, V_D)dx \times [\mu_{FE} \cdot W C_G (V_G - V_T - V_x)(V_G - V_x)]^{-1}$, therefore, I_D in the linear region (i.e., $V_D < V_G - V_T$) can be determined from the following equation [18]:

$$I_D(V_G, V_D)_{lin} = \frac{W}{L} C_G \int \mu_{FE}(V_G - V)(V_G - V_T - V) dV \quad (6)$$

The equation (6) can also provide I_D in the saturation region ($V_G - V_T \leq V_D$) if the integral is limited up to the pinch-off voltage by $V_p = V_G - V_T$ conditions.

The Gallium (*Ga*) ion caters much tighter bonding with the oxygen ions owing to the equitably high ionic potential than to the Indium (*In*) and Zinc (*Zn*) ions; therefore, *Ga* content suppresses the creation of OV, and results in both the g_{td} and g_{gd} to decrease with the increase in *Ga* amount. When an increased *In* content is preferred, the mobility increases, but unfortunately, the off-current and the sub-threshold swing raises [12], [19]. On the contrary, increasing *Ga* can result in the reduced off-current and steeper sub-threshold swing, however, at the cost of a decrease in the device mobility. Therefore, to adopt as a compromise for achieving improved electrical performance of the device and to overcome arised-inconsistencies, the double-active layer structures have been proposed. Fig. 1 shows the effect on the subband gap states of the DOS model due to the bulk-IGZO and gate-insulator interface. In Fig 1, the peak density n_{ta} and slope w_{ta} describe the acceptor band-tail states (TA) and the peak density n_{ga} , the characteristic decay energy w_{ga} , and the peak energy E_{ga} represent the Gaussian deep-level acceptor (GA) states. Similarly, referring to the same illustration, the Gaussian




FIGURE 1. Amorphous-IGZO DOS model (a) single-IGZO/insulator (b) proposed for IGZO/ITO interface.

distributed donor states (GD) are designated by n_{gd} , w_{gd} , and the E_{gd} , while the donor band-tail (TD) states are defined by the peak density n_{td} , and the Urbach energy (slope) w_{td} .

Subsequently, we have conducted an experimental trial of variation in thickness in the adjoining layers, which compose the active layer of the IGZO-TFT channel. Since the mobility in multi-component oxide material depends on the overlapping of the s-orbitals, the In can be more effectively rationalized for achieving higher mobility compared to Ga [20].

According to the reported literature up till now, the Electron Band Mobility (EBM) obtainable from the α -IGZO device lies between 10 to 20 $cm^2V^{-1}s^{-1}$ [21]–[24]. At the same time, an α -IZO combination has been reported mobility of the order of 59 $cm^2V^{-1}s^{-1}$ [25]. Therefore, in order to achieve high mobility, incorporating α -IGZO ($In:Ga:Zn$; 1:0:1 atomic-ratio) with for EBM to 50 $cm^2V^{-1}s^{-1}$ and an adjoining α -IGZO with ($In:Ga:Zn = 1:1:1$ atomic ratio) can be set to 15 $cm^2V^{-1}s^{-1}$ in dual active layer has been proposed previously. The electron affinity ($\chi_{\alpha-IGZO}$) of the device can be estimated from the linear relationship among the three fundamental compounds that constitute the material, as given by:

$$\chi_{(\alpha-IGZO)} = A\chi_{(In_2O_3)} + B\chi_{(Ga_2O_3)} + C\chi_{(ZnO)} \quad (7)$$

where A, B, and C correspond to the mol % of In_2O_3 , Ga_2O_3 , and ZnO , i.e., 4.45 eV, 3.19 eV, and 4.5 eV, respectively, adapted from [26]. In the proposed the layer1 considered to contains negligible Ga contents ($In:Ga:Zn = 1:0:1$), then A, B, and C are 0.33, 0, and 0.67, respectively) and $\chi_{(\alpha-IGZO)}$ of layer1 is 4.48 eV. Similarly, for the layer2, $In:Ga:Zn = 1:1:1$ (A, B and C are 0.25, 0.25, and 0.5, respectively), and $\chi_{\alpha-IGZO}$ of the layer2 is 4.16 eV.

It is evident from Table 1 that at $x = 30$ nm (TFT channel has only high mobility layer1) at which poor sub-threshold is obtained due to higher mobility, DOS of the tail, and

TABLE 1. α -IGZO TFT electrical characteristics at different x along the channel.

Symbol (Unit)	At different x of α -IGZO layer1						(Tri-active layer)
	0 nm	15 nm	23 nm	25 nm	27 nm	30 nm	23nm/4nm/3nm
V_{TH} (V)	1.18	-0.41	-2.62	-1.52	-3.22	1.85	-4.24
I_{ON} ($\mu A/\mu m$)	1.70	2.096	1.167	1.034	0.855	0.285	9.23
I_{OFF} ($nA/\mu m$)	1.3E-2	3.3E-3	8.2E-6	3.9E-7	1E-9	2.1E-7	4.9E-8
SS ($mV/Dec.$)	0.290	0.275	0.283	0.164	0.190	0.663	0.198

donor-like states of layer1 in comparison to the layer2. In contrast, the device has a low I_{ON} with a fairly upright performance in the subthreshold region with $x = 0$ nm where the TFT channel is only of layer2, i.e., $In:Ga:Zn = 1:1:1$). In between these two values of x , the sub-threshold performances are reasonably good. It happens because the high mobility material serves as a front-channel to increase the drain current in the on-state of the device. Whereas the low mobility material the backchannel, reasons to reduce the drain current in the off conditions. Then, with the variation of threshold voltage, it is observed that bringing $x = 5$ nm layer1, the threshold voltage is abruptly changed from 1.18 V to -0.41 V. On the contrary, SS and the ratio I_{ON}/I_{OFF} exhibited the same tendency on x , where the electrical performance increases when x varies from 0 to 15 nm, then decreases when x changes from 15 to 30 nm. Therefore, it has been noticed that the relative position of the interface (between layer1 and layer2) and the main charge conducting active layer adjoining the gate insulator is vital in determining the device parameters. Further studies have been carried out on the influence of gate voltage on the distribution of carriers. Similar trends have been realized with each simulation of the device when $x = 10, 23,$ and 27 nm were considered.

It is noteworthy that the device performance is governed by the location of the active layer interface. Thereby, amending a layer thickness in a multi-layer structure can bring a shift to the position of the interface, and that, results in the difference in the device performance parameters, as listed in Table 1.

Fig. 2 compares the distribution of carrier concentration along the channel for different x (thickness of layer1). The TFT channel consisting of layers, as shown in Fig. 2 (a)-(c), have been simulated in each run with variation in sublayer thickness for a cumulative thickness of 30 nm. It could be inferred that the structure in which the layer interface is located adjacent to the conductive channel between layer1 and layer2 affects the low turn-on voltage. Such occurrence is due to a large number of carriers pre-exist in the primary conductive channel due to positive gate bias. In addition, electrical performance in negative gate bias is also commendable as the carriers get unperturbed, passing through the




FIGURE 2. Distribution of carrier concentration along the channel ($x=30$ nm) at $V_G = 5$ V in (a) single-active layer (b) double-active layer with $layer_1/layer_2 = 25$ nm/5 nm (c) double-active layer with $layer_1/layer_2 = 23$ nm/7 nm, and (d) tri-active layer.

interface between layer1 and layer2. With an applied negative gate bias, the carriers at the most can only accumulate in the regions near the moderately lower resistive interface between layer1 and layer2, and therefore, it results in low electrical performance, i.e., high turn-off current.

Fundamentally, the bilayer/DAL TFTs, the high-mobility semiconductor is complemented with low carrier concentration amorphous oxide semiconductor to achieve higher mobility and stability that in comparison to the single active layer channel structure because both the front and back channels inhibit high charge trap density and carrier concentrations [27], [28]. Subsequently, several other DAL combinations such as ITO-IGZO, IZO-IGZO, IZO-ZTO, and IZO-AIZTO exist. However, ITO-IGZO combination attained more focus due to minimal interface trap density (d_{it}), the existence of smoother surface in both layers, and the homo-junction formation by ITO and α -IGZO [19]. Moreover, based on the solid-state energy scale [29], the oxygen anion-derived valence band makes almost equal ionization potential and the same bandgap for both the ITO and α -IGZO thin films.

III. DEVICE SIMULATION

As shown in Fig. 3, a TFT device has been designed in a double-gate structure incorporating the tri-layer channel from our experiment of layer variation results. An active layer serves as the channel containing α -IGZO and Tin-doped Indium Oxide (ITO) of $30 \mu\text{m}$ channel-length. The channel layer is formed of sublayers, including 23 nm thick α -IGZO, 4 nm of an ITO layer-1 (ITO-1), and 3 nm of ITO layer-2 (ITO-2), making the total thickness of the active layer as 30 nm. The ITO sublayers are distinct in terms of the concentration of order $3.63 \times 10^{14} \text{cm}^{-3}$. The thicker ITO with




FIGURE 3. Proposed schematic of the Double-Gate Tri-Active Layer (DG-TAL) channel IGZO TFT.

high doping results in better gate control, and high doping provides greater control on the device characteristics.

The third ITO comparatively thin layer of the channel affects the charge trapping at a lower concentration to enhance the channel mobility in the structure. The symmetric-gate structure is considered; therefore, the SiO_2 gate-insulator of 130 nm thickness was used in the device structure for each of the bottom- and top-gate. The gate and S/D ohmic contacts of Molybdenum were assigned, and both thermionic emission and tunneling current were considered in this work. As revealed from the experiment of layer thickness variation TFT, the Tri-Active Layer channel structure has been incorporated. The simulation and DOS model parameters of our proposed TFT are listed in Table 2. The device model is based on the Rensselaer Polytechnic Institute amorphous IGZO (RPI- α -IGZO) model [32]. The device simulation parameters have been adapted from the author's previous findings [33], [34] for this work, and the compact model outlines have been applied in the Keysight Advance Design System (ADS 2015.01).

Fig. 4 illustrates the electron concentration and current density dispersal in the channel along the length of our proposed device, as obtained from the structure simulation at $V_{G(\text{top gate})} = 0$ V and $V_{G(\text{bottom gate})} = 20$ V, and $V_D = 0.1$. The increased V_{BG} inculcates carriers to tempt the channel conductivity. The resulting characteristics are promising with the typical transistor theory. The electrical parameters of a TFT that describe the performance of the device include field-effect mobility (μ_{FE}), current-ratio (I_{ON}/I_{OFF}), the threshold voltage (V_{TH}), and subthreshold voltage swing (SS) are derived from the device I-V characteristics of the device. In the double-gate structure, it is anticipated that the V_{TH} is affected by the top gate (TG) bias. Consequently, it is imperative to see if the influence of TG voltage V_{TG} on the electrical characteristics of the device. The obtained characteristics of the device are shown in Fig. 5, where Fig. 5 (a) is the corresponding transfer-characteristics of double-gate α -IGZO TAL TFT, and the drain current-voltage relationship at different biasing conditions of the bottom-gate is shown in Fig. 5 (b). The electrical parameters of the

TABLE 2. Key simulation parameters of α -IGZO TAL TFT.

Parameter (Symbol)	Value			Unit
	α -IGZO layer ₁	α -IGZO layer ₂	ITO layer ₃	
Bandgap (E_g)	3.25	3.05	3.25	eV
Electron effective mass (m_e)	0.34 [30]	0.34 [30]	0.30 [31]	-
Electron band-mobility (μ_n)	50	15	35	$\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
Electron affinity (χ)	4.48	4.16	4.16	eV
Hole band-mobility (μ_p)	0.1	0.1	-	$\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
Peak density, donor band-tail states (n_{td})	2×10^{20}	1.55×10^{20}	1.55×10^{20}	cm^{-3}/eV
Peak density, acceptor band-tail states (n_{ta})	2×10^{20}	1.55×10^{20}	2.20×10^{20}	cm^{-3}/eV
Urbach energy donor-tail (w_{td})	0.11	0.11	0.11	eV
Urbach energy donor-tail (w_{ta})	0.030	0.030	0.018	eV
Gaussian donor Decay energy (w_{gd})	0.1	0.1	-	eV
mean energy OV states (E_{gd})	2.95	2.95	-	eV
Gaussian donor peak density (n_{gd})	3×10^{17}	1.6×10^{16}	-	cm^{-3}/eV
Interface-trap density (d_{it})	6×10^{11}	6×10^{11}	$\sim 10^{10}$	cm^{-3}/eV
Gaussian acceptor peak density (n_{ga})	3.2×10^{17}	3.2×10^{17}	-	cm^{-3}/eV
Gaussian donor Decay energy (w_{ga})	0.1	0.1	-	eV

device μ_{FE} , V_{TH} , and SS are $38.2 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, -4.83 V , and 0.198 V/decade , respectively, for an effective channel width and length of $180 \mu\text{m}$ and $30 \mu\text{m}$, respectively. However, for circuit designing, the negative V_{TH} value of the TFT is unfavorable. It can be observed that the transfer curves undergo a parallel shift in response to V_{TG} without any changes of SS and I_{OFF} . Our results have been compared with those obtained for DG α -IGZO TFTs. In particular, the magnitude of V_{TH} shift is smaller, and SS and I_{OFF} are increasing for V_{TG} values greater than 0 V in the α -IGZO TFT [35], [36].

It has been speculated that the difference lies due to the nonexistence of the hole in the active layer. At the same time, the band bending takes place at the bottom interface due to applied results in electron accumulation.

Therefore, in response to V_{TG} less than 0 V , V_{TH} could be predicted in shifting towards a positive direction. If the hole is possibly accumulated in α -IGZO, then it would occur at the top interface. Furthermore, the hole accumulation layer could change I_{OFF} and SS by generating undesired leakage current.

The double gate α -IGZO TFTs does not exhibit such variation of I_{OFF} and SS . A similar observation was already made for DG α -IGZO TFTs [35], [34]. Table 3 gives the comparison of device simulation and electrical performance parameters with the coplanar structure of α -IGZO TFT. The gate on the top of α -IGZO TFT channel modulates the V_{TH} by positive biasing, which raises the fermi-level of α -IGZO




FIGURE 4. Double-Gate Tri-Active Layer (DG-TAL) channel IGZO TFT structure simulation along with the channel length (a) distribution of electron concentration, and (b) current density.

TABLE 3. Comparison of device parameters of double-gate TAL IGZO TFT.

Parame: (Unit)	Proposed device with Gate and S/D Overlap length $2 \mu\text{m}$			Proposed device with Gate and S/D Offset length $1.5 \mu\text{m}$			Gate and S/D Offset and overlap length $0 \mu\text{m}$ in Coplanar Structure DAL TFT [36]		
	TG	BG	DG	TG	BG	DG	TG	BG	DG
V_{TH} (V)	0.80	0.55	0.27	-0.64	0.79	0.49	0.42	0.54	0.55
I_{ON} ($\mu\text{A}/\mu\text{m}$)	9.2	6.13	2.9	9.23	0.45	3.1	0.63	1.3	2.0
I_{OFF} (nA/ μm)	3E-6	2E-6	3E-4	5E-5	1E-5	2E-8	<	<	<
SS (V/decade)	0.297	0.162	0.107	0.283	0.171	0.199	0.286	0.153	0.100
μ_{FE} ($\text{cm}^2/\text{V}\cdot\text{s}$)	12.79	13.82	16.08	4.21	9.11	6.07	11.52	12.8	13.08

and adjusts the threshold voltage for a smooth turn-on. Conversely, the negative back gate bias low down the fermi-level of α -IGZO and makes it difficult to turn the TFT on [37]–[40].

To realize binning, the model parameters for the device channel length ($L \leq 30 \mu\text{m}$) and ($L \geq 30 \mu\text{m}$) have been determined, considering a continuity at $L = 30 \mu\text{m}$. Subsequently, the reference dimension of the channel length L_{REF} and channel width W_{REF} of the device are $30 \mu\text{m}$ and $180 \mu\text{m}$, respectively. The the zero-bias threshold voltage V_{TO} of the standard RPI-aTFT model has been amended using the following model fitting equations.

$$V_{TO} = P_{VT} \times 0.35\text{V} \times (1 + L_{REF}/L)^{L/L_{REF}} - 0.15\text{V};$$

where P_{VT} is the process variation factor, the SPICE




FIGURE 5. Double-gate TAL IGZO TFT (a) Transfer characteristics ($I_D - V_{CG}$) at the various top-gate voltage and $V_D = 0.1$ V; and (b) Drain-current characteristics ($I_D - V_D$) at V_{BG} 2V, 4V, and 6V, respectively.

LEVEL3 MOSFET model template is chosen for TFT modeling as the static feedback parameter η [41]. The model is suitable for describing the short-channel effects yet also applicable in TFT devices. The relevant process and device of the model parameters listed in Table 4 are fitted to both dc and ac results of the TFT for the shorter channel lengths. For the dc characteristics, output and transfer characteristics have been obtained on TFT samples of two different sizes: $W/L = 180/60$ and $180/30 \mu\text{m}$ and fitted with the average of four device samples to interpret the scalability of the drain current. The value of mobility (U_0) in Table 4 is selected using close approximation with the measured dc characteristics and the value of η (η) [41]. Fig. 6 shows the short-channel device characteristics and fitted curves with the compact model $\eta = 12$. As shown in Fig. 6(a), all the curves are not well fitted. In particular, the curves with gate bias 5 V and 2 V are closely fitted when the η is changed to 16 and 8, respectively. Fig. 6 (c) shows $\sim 14\%$ difference of drain current, which is tolerable with the dc characteristics and relevant to analog circuit design; however, the absolute accuracy is




FIGURE 6. Device characteristics and fitted parameters with the compact model ($W/L = 180/30 \mu\text{m}$). (a) $I_D - V_D$ at various V_{BG} (b) $I_D - V_G$ at various V_D (c) drain current at various channel length (d) $g_{DS} - V_{DS}$ characteristics (e) s-parameters of the typical sample of a single TFT DUT and ($\eta = 12$).

a tradeoff compared to the more critical parameters, such as g_{DS} and g_m . It was found that at $\eta = 12$, the transconductance slope g_{DS} , as shown in Fig. 6(d) has been accurately optimized in the saturation region with gate bias 3V. For fitting the ac characteristics, the S-parameter measurements are carried out on TFT devices ($W = 180$ and $L = 30 \mu\text{m}$) that showed dc characteristics closest to the average of four samples used for dc fitting. A comparison between the ac measurement results and fitted curves are shown in Fig. 6(e). The small-signal parameters of the model are derived from s-parameter measurements using the method described in [42]. The aggregate value of the source and drain overlap capacitance is ~ 2.35 pF. Therefore, the overlap capacitances C_{GSO} and C_{GDO} in per meter and per side can be assigned as $((2.35/2)e - 12/30e - 6 = 39.2$ nF/m. To account a conventional CMOS, SiO_2 gate oxide material has been assumed in the realized model. In the case of different materials, the physical thickness of 130 nm can be scaled with the ratio of dielectric permittivity to replace an effective oxide thickness.

IV. IMPLEMENTATION AND CIRCUIT ANALYSIS

The RFID tags are the distinct microelectronic passive chip that receives power from the radio frequency Transmitter (or reader), and a rectifier for supplying DC voltage is the pri-

TABLE 4. Extracted small-signal circuit values at $V_{GS}5V, V_{DS}6V$.

Circuit parameter (Unit)	Value
Capacitance, C_{GS} (F)	0.58×10^{-13}
Capacitance, C_{GD} (F)	0.44×10^{-13}
Capacitance, C_{DS} (F)	0.54×10^{-14}
Delay, τ (s)	68×10^{-12}
Resistance, R_{DS} (Ω)	35.2×10^3
Resistance, R_i (Ω)	280
Transconductance, g_{mo} (S)	0.20×10^{-3}




FIGURE 7. The small-signal model of the simulated device.

mary element of the RFID communication system [43], [44]. The input RF signal received from the antenna of the identifier is fed to the rectifier that transforms the incident input RF signal into Direct Current (DC). The RFID devices are usually being ordered in four leading communication bands, i.e., the frequency range of 135 kHz, band at 13.56 MHz, a band at 900 MHz, and a band at 2.4 GHz [45], [46]. Although amorphous silicon-based TFTs can operate even at low-frequency 135 kHz as well, however, due to impaired mobility, they are restrained in RFID applications. The oxide-TFTs based TFTs are capable of operating in the 13.56 MHz band [46]. Moreover, a double-gate device provides the degree of freedom for the threshold voltage tuning using the alternative gate [47], which brings an advantage in designing of high gain and low-power analog circuits. The model of the α -IGZO TFT using small-signal analysis is shown in Fig. 7. The fundamental model components have been escalated, and the extracted values are listed in Table 4. The g_{mo} parameter represents a maximum value of transconductance, and C_{GS} , C_{GD} , and C_{DS} are the capacitances between gate-source, gate-drain, and drain-source terminals, respectively. R_{DS} and R_i are the output drain-source and circuit internal resistance, respectively. The model predicts the frequency response and the performance of the scaled device [48].

TABLE 5. Circuit model device parameters.

Name	Value	Units	
TOX	1.30E-07	m	Gate oxide-thickness
LD	2.95E-03	m	Channel length reduction
WD	1.80E-04	m	Channel width reduction
UO	17.26	$cm^2V^{-1}s^{-1}$	Low field mobility at no bias
VTO	4.62	V	threshold voltage of long channel device (at zero substrate bias)
THETA	-0.208	1/V	Gate-field mobility reduction parameter
RS, RD	28.06	ohm	Lumped resistances
DELTA	2.27	-	Narrow channel effect on V_{TH}
XJ	1.84E-07	m	Drain/Source junction depth
ETA	12	-	Barrier lowering coefficient
KAPPA	6.92E+02	1/V	Channel length modulation effect
NFS	3.00E+11	cm^{-2}	Surface state density
CGSO	3.92E-08	F/m	Gate-Source capacitance
CGDO	3.92E-08	F/m	Gate-Drain capacitance
CGBO	5.75E-10	F/m	Gate-body capacitance
XQC	0.40	-	Charge partitioning parameter
PB	0.95	V	Junction built-in potential, $PB = (KT/q)\ln(NSUB/ni) + 0.56$

The modeling parameters were extracted from the TFT measured data by fitting the AC and DC characteristics for a good agreement, and the well-scalable TFT gate-length (l_G) values have been considered [49]. The computed device model parameter values are listed in Table 5, which were then exported to the ADS circuit simulator. More accurate and faster compact models tailored to the simulation of TFT devices of various semiconducting materials based on physics are available, which is available in a number of circuit simulators. The physics-based parameters as well as empirical parameters are suitable to model effects observed in amorphous TFTs. Consequently, it can be fitted to a-IGZO TFT devices more accurately than other TFT models and then the proposed SPICE Level 3 MOSFET model. Besides being these few shortcomings of convergence and speed, the Level3 spice has the advantage that among the options available in the public domain for unlicensed use, the proposed approach has not been obsolete and capable of providing approximation of results for early detection of desired outcomes.

In particular, a high Power Conversion efficiency (PCE) and low-power consumption of the logic circuit are the desired figure of merit in an RFID tag.

The PCE of a rectifier, i.e., the power ratio of output dc to the RF input, depends on the device characteristics, the circuit arrangement, input range of the RF signal, and the output load.

A switching transistor with adequately low resistance can act as similar to a Schottky device in large-signal




FIGURE 8. Proposed rectifiers configurations using DG-TAL α -IGZO TFTs (a) Simple Rectifier (b) Self- V_{TH} -Cancellation (SVC) (c) Differential arrangement.

rectifiers [50]. Therefore, the gain of the PCE is achievable at the low-threshold voltage of the device. However, the threshold voltage cannot be dropped significantly since the sub-threshold leakage current increases with a lower threshold that, on the contrary, limits the PCE of the rectifiers. For the

TABLE 6. Comparison of proposed results with existing rectifiers.

Reference	Frequency	Power	PCE
Low power double-gate PEALD ZnO TFT rectifier [51]	4 Hz	<150 nW.	Small 200-mV p-p PCE by 0.2–4.7%
3TDGMOSFET [47]	$W_p/W_n = 2, f = 100$ MHz.	0.01–36 μ W for SVC, 0.01–14 μ W for conventional and 0.5–515 μ W for differential rectifier	DC output power increase by 296 pW–4.1 μ W and PCE change by 1.2–2.2%.
diode-connected MOS [53]	900-MHz	-15 dBm to -4 dBm	PCE 30%, and the maximum output voltage is 5.5 V
Pt/In-Ga-Zn-O Schottky Diodes [54]	125 kHz - 134 kHz,	-	output voltage amplitude of 0.87 V for 2 V supply voltage.
This work	13.56 MHz	power consumption is 0.14 μ W (SVC) configuration	power conversion efficiency of 20.06% for low input 0.45 V–0.61 V.

comparison of the performance of our device in the RFID rectifier circuit, we have simulated rectifier topologies aiming at the ultra-low-power applications, as illustrated in Fig. 8. A simple diode-connected MOS rectifier circuit arrangement is shown in Fig. 8(a). In this arrangement, when V_{RF} is high, T2 operates in the linear region with very low on-resistance; accordingly, V_L across R_L reaches up as high as V_p . On the other hand, when V_{RF} goes low, the resultant V_G is reduced by the factor $V_{R_L} - V_{in}$. The absolute value goes $V_{GD1} < V_{TH1}$, and consequently, T1 switches to cut off. Fig. 8(b) shows Self- V_{TH} -Cancellation (SVC) circuit rectifier that is quite similar to the simple rectifier, except it utilizes the connection enhancements using complementary-MOS arrangement to increase the output DC voltage [52]. The circuit parameters are as follows $C_C = C_S = 10$ pF and $R_L = 10$ k Ω . The differential arrangement is an active V_{TH} cancellation circuit to minimize in a forward-bias by a cross-coupling circuit formation, as depicted in Fig. 8(c).

Fig. 9 illustrates the comparison of the key performance parameters results as a function of RF input in terms of the frequency response, PCE, power consumption, and the output DC voltage, respectively, as obtained from the circuit simulation. Fig. 9(a) shows the plot that compares the frequency operation obtained from the simulation of a rectifier and the one by solving the parameters of small-signal model circuits. The relationship between PCE and input voltage is




FIGURE 9. Performance comparison of DG-TAL α -IGZO TFT rectifier circuits topologies as a function of RF input voltage (a) DC output voltage versus frequency (b) power conversion efficiency (c) power consumption (d) output DC voltage.

plotted in Fig. 9(b) for all the three circuit topologies with the sinusoid RF input of 13.56 MHz and the output load is 10 k Ω . According to the results, the considerable high conversion efficiency is achieved by the α -IGZO TFT based circuits, specifically at low-level RF input amplitudes in comparison to the results of power consumed by the simple diode rectifier. Later, for the sufficiently high level of the signal values, a good agreement has also been obtained. Fig. 9(c) corresponds to the power consumed by the circuit for rectification.

In general, the differential arrangement has high power consumption, probably due to the power dissipated in the number of components than to the simple diode rectifier circuit. However, for the conversion of low RF input peak values up to $0.2V(V_p)$, the power consumption is comparable to other topologies and significant for ultra-low power operations. The comparison of output DC voltage output by the various rectifier topologies inline to the variation in input levels is shown in Fig. 9(d). Table 6 shows the comparison of proposed rectifier performance with the existing RFID rectifier topologies.

V. CONCLUSION

In this research work, the authors have proposed a design of a double-gate amorphous In-Ga-Zn-O thin-film transistor in a novel tri-active layer channel structure and then successfully implemented the device performance to realize the rectifier circuits for an RFID tag. The extracted electrical parameters of the device have displayed significant performance, such as high mobility (μ_{FE}) $\sim 38.2 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, a low threshold voltage (V_{TH}) -4.83 V , steeper subthreshold swing 0.198 V/decade , and high $I_{ON}/I_{OFF} \sim 10^8$ respectively. In conclusion, the proposed device in the double-gate structure is capable of better gate control and switching. This device design of TFT has been found suitable for the RFID frequency 13.56 MHz. The device characteristics have been successfully implemented for the simulation of rectifier circuit configurations in ADS. In the comparison of RFID rectifiers performance, the differential arrangement circuit delivers the utmost power conversion efficiency and the least power consumption for weak RF input values.

The achieved Power Conversion Efficiency (PCE) for the same RF input voltage level is ranging from 22–39% for differential arrangement, 4–21% for self- V_{TH} -cancellation rectifier circuit, and 0.2–9% for the simple rectifier. The power for the differential, SVC, and the simple rectifier circuits are $\sim 0.024 \mu\text{W}$ to $0.44 \mu\text{W}$, $0.01\text{--}14 \mu\text{W}$, and $0.5\text{--}515 \mu\text{W}$, respectively. The promising results of the novel device deployment open up newer prospects of improvement in the ultra-low-power RFID rectifiers.

REFERENCES

[1] J. Semple, D. G. Georgiadou, G. Wyatt-Moon, G. Gelinck, and T. D. Anthopoulos, "Flexible diodes for radio frequency (RF) electronics: A materials perspective," *Semicond. Sci. Technol.*, vol. 32, no. 12, Oct. 2017, Art. no. 123002, doi: 10.1088/1361-6641/aa89ce.

- [2] K. Myny, "The development of flexible integrated circuits based on thin-film transistors," *Nature Electron.*, vol. 1, no. 1, pp. 30–39, Jan. 2018, doi: [10.1038/s41928-017-0008-6](https://doi.org/10.1038/s41928-017-0008-6).
- [3] U. Kalita, C. Tueckmantel, T. Riedl, and U. Pfeiffer, "Evaluation of the beyond- f_T operation of an IGZO TFT-based RF self-mixing circuit," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 2, pp. 119–121, Feb. 2019, doi: [10.1109/LMWC.2018.2886068](https://doi.org/10.1109/LMWC.2018.2886068).
- [4] S. H. Cho, S. W. Kim, W. S. Cheong, C. W. Byun, C.-S. Hwang, K. I. Cho, and B. S. Bae, "Oxide thin film transistor circuits for transparent RFID applications," *IEICE Trans. Electron.*, vol. E93-C, no. 10, pp. 1504–1510, 2010, doi: [10.1587/transle.E93.C.1504](https://doi.org/10.1587/transle.E93.C.1504).
- [5] K. Ishida, T. Meister, R. Shabanpour, B. K. Boroujeni, C. Carta, G. Cantarella, L. Petti, N. Mtozenrieder, G. A. Salvatore, G. Troster, and F. Ellinger, "Radio frequency electronics in a-IGZO TFT technology," in *Proc. 23rd Int. Workshop Active-Matrix Flatpanel Displays Devices (AM-FPD)*, Jul. 2016, pp. 273–276, doi: [10.1109/AM-FPD.2016.7543689](https://doi.org/10.1109/AM-FPD.2016.7543689).
- [6] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004, doi: [10.1038/nature03090](https://doi.org/10.1038/nature03090).
- [7] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In-Ga-Zn-O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, Feb. 2010, Art. no. 044305, doi: [10.1088/1468-6996/11/4/044305](https://doi.org/10.1088/1468-6996/11/4/044305).
- [8] K. Wu, J. Zhang, Y. Li, X. Wang, Y. Liu, Q. Yu, and T. Chen, "Design of AM self-capacitive transparent touch panel based on a-IGZO thin-film transistors," *IEEE Access*, vol. 8, pp. 76929–76934, Apr. 2020, doi: [10.1109/ACCESS.2020.2989435](https://doi.org/10.1109/ACCESS.2020.2989435).
- [9] J. Yi, W.-H. Ki, and C.-Y. Tsui, "Analysis and design strategy of UHF micro-power CMOS rectifiers for micro-sensor and RFID applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 1, pp. 153–166, Jan. 2007, doi: [10.1109/TCSI.2006.887974](https://doi.org/10.1109/TCSI.2006.887974).
- [10] T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, and S. Otaka, "A 950-MHz rectifier circuit for sensor network tags with 10-m distance," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 35–41, Jan. 2006, doi: [10.1109/JSSC.2005.858620](https://doi.org/10.1109/JSSC.2005.858620).
- [11] A. Ashry, K. Sharaf, and M. Ibrahim, "A simple and accurate model for RFID rectifier," *IEEE Syst. J.*, vol. 2, no. 4, pp. 520–524, Dec. 2008, doi: [10.1109/JSYST.2008.2009206](https://doi.org/10.1109/JSYST.2008.2009206).
- [12] X. Li, S. Yin, and D. Xu, "Simulation study on the active layer thickness and the interface of a-IGZO-TFT with double active layers," *Frontiers Optoelectron.*, vol. 8, no. 4, pp. 445–450, Dec. 2015, doi: [10.1007/s12200-014-0451-1](https://doi.org/10.1007/s12200-014-0451-1).
- [13] H.-H. Hsieh, T. Kamiya, K. Nomura, H. Hosono, and C.-C. Wu, "Modeling of amorphous InGaZnO₄ thin film transistors and their subgap density of states," *Appl. Phys. Lett.*, vol. 92, no. 13, pp. 133503-1–133503-4, Mar. 2008, doi: [10.1063/1.2857463](https://doi.org/10.1063/1.2857463).
- [14] E. N. Cho, J. H. Kang, C. E. Kim, P. Moon, and I. Yun, "Analysis of bias stress instability in amorphous InGaZnO thin-film transistors," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 1, pp. 112–117, Mar. 2011, doi: [10.1109/TDMR.2010.2096508](https://doi.org/10.1109/TDMR.2010.2096508).
- [15] K. Abe, N. Kaji, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "Simple analytical model of on operation of amorphous In-Ga-Zn-O thin-film transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3463–3471, Oct. 2011, doi: [10.1109/TED.2011.2160981](https://doi.org/10.1109/TED.2011.2160981).
- [16] T. Leroux, "Static and dynamic analysis of amorphous-silicon field-effect transistors," *Solid-State Electron.*, vol. 29, no. 1, pp. 47–58, 1986, doi: [10.1016/0038-1101\(86\)90197-8](https://doi.org/10.1016/0038-1101(86)90197-8).
- [17] M. S. Shur, H. C. Slade, M. D. Jacunski, A. A. Owusu, and T. Ytterdal, "SPICE models for amorphous silicon and polysilicon thin film transistors," *J. Electrochemical Soc.*, vol. 144, no. 8, pp. 2833–2839, Aug. 1997, doi: [10.1149/1.1837903](https://doi.org/10.1149/1.1837903).
- [18] L. Zhang, Q. Guo, Q. Tan, Z. Fan, and J. Xiong, "High performance amorphous IGZO thin-film transistor based on alumina ceramic," *IEEE Access*, vol. 7, pp. 184312–184319, Dec. 2019, doi: [10.1109/ACCESS.2019.2960562](https://doi.org/10.1109/ACCESS.2019.2960562).
- [19] K. A. Stewart, V. Gouliouk, J. M. McGlone, and J. F. Wager, "Side-by-side comparison of single- and dual-active layer oxide TFTs: Experiment and TCAD simulation," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 4131–4136, Oct. 2017, doi: [10.1109/TED.2017.2743062](https://doi.org/10.1109/TED.2017.2743062).
- [20] C. E. Kim, E. N. Cho, P. Moon, G. H. Kim, D. L. Kim, H. J. Kim, and I. Yun, "Density-of-states modeling of solution-processed InGaZnO thin-film transistors," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1131–1133, Oct. 2010, doi: [10.1109/LED.2010.2061832](https://doi.org/10.1109/LED.2010.2061832).
- [21] H. Bae, H. Choi, S. Oh, D. H. Kim, J. Bae, J. Kim, Y. H. Kim, and D. M. Kim, "Extraction technique for intrinsic subgap DOS in a-IGZO TFTs by de-embedding the parasitic capacitance through the photonic C–V measurement," *IEEE Electron Device Lett.*, vol. 34, no. 1, pp. 57–59, Jan. 2013, doi: [10.1109/LED.2012.2222014](https://doi.org/10.1109/LED.2012.2222014).
- [22] M. Bae, K. M. Lee, E.-S. Cho, H.-I. Kwon, D. M. Kim, and D. H. Kim, "Analytical current and capacitance models for amorphous indium-gallium-zinc-oxide thin-film transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3465–3473, Oct. 2013, doi: [10.1109/TED.2013.2278033](https://doi.org/10.1109/TED.2013.2278033).
- [23] Y. Kim, S. Kim, W. Kim, M. Bae, H. K. Jeong, D. Kong, S. Choi, D. M. Kim, and D. H. Kim, "Amorphous InGaZnO thin-film transistors—Part II: Modeling and simulation of negative bias illumination stress-induced instability," *IEEE Trans. Electron Devices*, vol. 59, no. 10, pp. 2699–2706, Oct. 2012, doi: [10.1109/TED.2012.2208971](https://doi.org/10.1109/TED.2012.2208971).
- [24] M. Bae, Y. Kim, D. Kong, H. K. Jeong, W. Kim, J. Kim, I. Hur, D. M. Kim, and D. H. Kim, "Analytical models for drain current and gate capacitance in amorphous InGaZnO thin-film transistors with effective carrier density," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1546–1548, Nov. 2011, doi: [10.1109/LED.2011.2164229](https://doi.org/10.1109/LED.2011.2164229).
- [25] H.-S. Kim, J. S. Park, H.-K. Jeong, K. S. Son, T. S. Kim, J.-B. Seon, E. Lee, J. G. Chung, D. H. Kim, M. Ryu, and S. Y. Lee, "Density of states-based design of metal oxide thin-film transistors for high mobility and superior photostability," *ACS Appl. Mater. Interfaces*, vol. 4, no. 10, pp. 5416–5421, Sep. 2012, doi: [10.1021/am301342x](https://doi.org/10.1021/am301342x).
- [26] T.-C. Fung, C.-S. Chuang, C. Chen, K. Abe, R. Cottle, M. Townsend, H. Kumomi, and J. Kanicki, "Two-dimensional numerical simulation of radio frequency sputter amorphous In-Ga-Zn-O thin-film transistors," *J. Appl. Phys.*, vol. 106, no. 8, Oct. 2009, Art. no. 084511, doi: [10.1063/1.3234400](https://doi.org/10.1063/1.3234400).
- [27] J.-I. Kim, K. H. Ji, H. Y. Jung, S. Y. Park, R. Choi, M. Jang, H. Yang, D.-H. Kim, J.-U. Bae, C. D. Kim, and J. K. Jeong, "Improvement in both mobility and bias stability of ZnSnO transistors by inserting ultrathin InSnO layer at the gate insulator/channel interface," *Appl. Phys. Lett.*, vol. 99, no. 12, Sep. 2011, Art. no. 122102, doi: [10.1063/1.3643054](https://doi.org/10.1063/1.3643054).
- [28] J. C. Park, S. Kim, S. Kim, C. Kim, I. Song, Y. Park, U.-I. Jung, D. H. Kim, and J.-S. Lee, "Highly stable transparent amorphous oxide semiconductor thin-film transistors having double-stacked active layers," *Adv. Mater.*, vol. 22, no. 48, pp. 5512–5516, Dec. 2010, doi: [10.1002/adma.201002397](https://doi.org/10.1002/adma.201002397).
- [29] B. D. Pelatt, R. Ravichandran, J. F. Wager, and D. A. Keszler, "Atomic solid state energy scale," *J. Amer. Chem. Soc.*, vol. 133, no. 42, pp. 16852–16860, Oct. 2011, doi: [10.1021/ja204670s](https://doi.org/10.1021/ja204670s).
- [30] A. Takagi, K. Nomura, H. Ohta, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, "Carrier transport and electronic structure in amorphous oxide semiconductor, a-InGaZnO₄," *Thin Solid Films*, vol. 486, nos. 1–2, pp. 337–341, Mar. 2005, doi: [10.1016/j.tsf.2004.11.223](https://doi.org/10.1016/j.tsf.2004.11.223).
- [31] N. Preissler, O. Bierwagen, A. T. Ramu, and J. S. Speck, "Electrical transport, electrothermal transport, and effective electron mass in single-crystalline In₂O₃ films," *Phys. Rev. B, Condens. Matter*, vol. 88, no. 8, Aug. 2013, Art. no. 085305, doi: [10.1103/PhysRevB.88.085305](https://doi.org/10.1103/PhysRevB.88.085305).
- [32] R. Shabanpour, T. Meister, K. Ishida, B. Boroujeni, C. Carta, F. Ellinger, L. Petti, N. Munzenrieder, G. Salvatore, and G. Troster, "A transistor model for a-IGZO TFT circuit design built upon the RPI-aTFT model," in *Proc. 15th IEEE Int. New Circuits Syst. Conf. (NEWCAS)*, Strasbourg, France, Jun. 2017, pp. 129–132, doi: [10.1109/NEWCAS.2017.8010122](https://doi.org/10.1109/NEWCAS.2017.8010122).
- [33] S. K. Dargar and V. M. Srivastava, "Design and analysis of novel tri-active layer channel amorphous-IGZO thin-film transistor," *Micro Nano Lett.*, vol. 14, no. 13, pp. 1293–1297, Nov. 2019, doi: [10.1049/mnl.2019.0293](https://doi.org/10.1049/mnl.2019.0293).
- [34] S. K. Dargar and V. M. Srivastava, "Design and analysis of IGZO thin film transistor for AMOLED pixel circuit using double-gate tri active layer channel," *Heliyon*, vol. 5, no. 4, Apr. 2019, Art. no. e01452.
- [35] M. Cai and R. Yao, "A threshold voltage and drain current model for symmetric dual-gate amorphous InGaZnO thin film transistors," *Sci. China Inf. Sci.*, vol. 61, no. 2, Feb. 2018, Art. no. 022401, doi: [10.1007/s11432-016-9049-2](https://doi.org/10.1007/s11432-016-9049-2).
- [36] G. Baek, K. Abe, A. Kuo, H. Kumomi, and J. Kanicki, "Electrical properties and stability of dual-gate coplanar homojunction DC sputtered amorphous indium-gallium-zinc-oxide thin-film transistors and its application to AM-OLEDs," *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4344–4353, Dec. 2011.
- [37] W.-T. Lin, S.-Y. Sun, W.-C. Huang, H.-W. Li, C.-C. Cheng, C.-Y. Liu, and M.-F. Chiang, "Low temperature oxide TFTs on plastic films for flexible display applications," in *SID Symp. Dig. Tech. Papers*, vol. 44, no. 1, Jun. 2013, pp. 1232–1235, doi: [10.1002/j.2168-0159.2013.tb06454.x](https://doi.org/10.1002/j.2168-0159.2013.tb06454.x).

- [38] M.-H. Hung, C.-H. Chen, Y.-C. Lai, K.-W. Tung, W.-T. Lin, H.-H. Wang, F.-J. Chan, C.-C. Cheng, C.-T. Chuang, Y.-S. Huang, C.-N. Yeh, C.-Y. Liu, J.-P. Tseng, M.-F. Chiang, and Y.-C. Lin, "Ultra low voltage 1-V RFID tag implement in a-IGZO TFT technology on plastic," in *Proc. IEEE Int. Conf. RFID (RFID)*, May 2017, pp. 193–197, doi: [10.1109/RFID.2017.7945608](https://doi.org/10.1109/RFID.2017.7945608).
- [39] M. F. Chiang, C. C. Cheng, C. H. Tu, C. Y. Liu, T. H. Huang, J. K. Lu, N. Sugiura, and Y. C. Lin, "Handling technology of plastic substrates in flexible display manufacturing," in *SID Symp. Dig. Tech. Papers*, vol. 45, no. 1, Jul. 2014, pp. 46–49, doi: [10.1002/j.2168-0159.2014.tb00013.x](https://doi.org/10.1002/j.2168-0159.2014.tb00013.x).
- [40] S. K. Dargar and V. M. Srivastava, "Double-gate tri-active layer channel amorphous-IGZO thin film transistor for AMLCD pixel circuit," in *Proc. Photon. Electromagn. Res. Symp. Spring (PIERS-Spring)*, Rome, Italy, Jun. 2019, pp. 2448–2453, doi: [10.1109/PIERS-Spring46901.2019.9017367](https://doi.org/10.1109/PIERS-Spring46901.2019.9017367).
- [41] A. Vladimirescu and S. Liu, "The simulation of MOS integrated circuits using SPICE2," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/ERL M80/7, Oct. 1980.
- [42] D. Lovelace, J. Costa, and N. Camilleri, "Extracting small-signal model parameters of silicon MOSFET transistors," in *IEEE MTT-S Int. Microw. Symp. Dig.*, San Diego, CA, USA, May 1994, pp. 865–868, doi: [10.1109/MWSYM.1994.335220](https://doi.org/10.1109/MWSYM.1994.335220).
- [43] B. Tiwari, P. G. Bahubalindruni, A. Santa, J. Martins, P. Mittal, J. Goes, R. Martins, E. Fortunato, and P. Barquinha, "Oxide TFT rectifiers on flexible substrates operating at NFC frequency range," *IEEE J. Electron Devices Soc.*, vol. 7, pp. 329–334, Feb. 2019, doi: [10.1109/JEDS.2019.2897642](https://doi.org/10.1109/JEDS.2019.2897642).
- [44] G. Shi, Y. He, B. Yin, L. Zuo, P. She, W. Zeng, and F. Ali, "Analysis of mutual couple effect of UHF RFID antenna for the Internet of Things environment," *IEEE Access*, vol. 7, pp. 81451–81465, Jun. 2019, doi: [10.1109/ACCESS.2019.2923661](https://doi.org/10.1109/ACCESS.2019.2923661).
- [45] H. Ozaki, T. Kawamura, H. Wakana, T. Yamazoe, and H. Uchiyama, "Wireless operations for 13.56-MHz band RFID tag using amorphous oxide TFTs," *IEICE Electron. Express*, vol. 8, no. 4, pp. 225–231, 2011, doi: [10.1587/elex.8.225](https://doi.org/10.1587/elex.8.225).
- [46] V. Subramanian, P. C. Chang, J. B. Lee, S. E. Molesa, and S. K. Volkman, "Printed organic transistors for ultra-low-cost RFID applications," *IEEE Trans. Compon., Packag., Technol.*, vol. 28, no. 4, pp. 742–747, Dec. 2005.
- [47] R. Vaddi, R. P. Agarwal, S. Dasgupta, and T. T. Kim, "Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID): Device and circuit co-design," *J. Low Power Electron. Appl.*, vol. 1, no. 2, pp. 277–302, Jul. 2011, doi: [10.3390/jlpea1020277](https://doi.org/10.3390/jlpea1020277).
- [48] L.-Y. Su and J. Huang, "Demonstration of radio-frequency response of amorphous IGZO thin film transistors on the glass substrate," *Solid-State Electron.*, vol. 104, pp. 122–125, Feb. 2015, doi: [10.1016/j.sse.2014.10.007](https://doi.org/10.1016/j.sse.2014.10.007).
- [49] P. Bahubalindruni, V. Tavares, P. Barquinha, P. G. de Oliveira, R. Martins, and E. Fortunato, "InGaZnO TFT behavioral model for IC design," *Anal. Integr. Circuits Signal Process.*, vol. 87, no. 1, pp. 73–80, Apr. 2016, doi: [10.1007/s10470-016-0706-4](https://doi.org/10.1007/s10470-016-0706-4).
- [50] D. Foty, *MOSFET Modeling With SPICE: Principles and Practice*. Upper Saddle River, NJ, USA: Prentice-Hall, 1997.
- [51] K. G. Sun, K. Choi, and T. N. Jackson, "Low-power double-gate ZnO TFT active rectifier," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 426–428, Apr. 2016, doi: [10.1109/LED.2016.2527832](https://doi.org/10.1109/LED.2016.2527832).
- [52] K. Kotani and T. Ito, "Self-Vth-Cancellation high-efficiency CMOS rectifier circuit for UHF RFIDs," *IEICE Trans. Electron.*, vol. E92-C, no. 1, pp. 153–160, 2009, doi: [10.1587/transele.E92.C.153](https://doi.org/10.1587/transele.E92.C.153).
- [53] D. S. Liu, F. B. Li, X. C. Zou, Y. Liu, X. M. Hui, and X. F. Tao, "New analysis and design of a RF rectifier for RFID and implantable devices," *Sensors*, vol. 11, no. 1, pp. 6494–6508, Jun. 2011, doi: [10.3390/s110706494](https://doi.org/10.3390/s110706494).
- [54] V. Ulianova, F. Rasheed, S. Bolat, G. T. Sevilla, Y. Didenko, X. Feng, I. Shorubalko, D. Bachmann, D. Tatarchuk, M. B. Tahoori, J. Aghassi-Hagmann, and Y. E. Romanyuk, "Fabrication, characterization and simulation of sputtered Pt/In-Ga-Zn-O Schottky diodes for low-frequency half-wave rectifier circuits," *IEEE Access*, vol. 8, pp. 111783–111790, Jun. 2020, doi: [10.1109/ACCESS.2020.3002267](https://doi.org/10.1109/ACCESS.2020.3002267).



SHASHI K. DARGAR (Senior Member, IEEE) received the bachelor's degree in electronics and communication engineering, the master's degree in digital communication, and the Ph.D. degree in microelectronics, in 2005, 2013, and 2017, respectively. He is currently a Postdoctoral Fellow with the Department of Electronic Engineering, University of KwaZulu-Natal, Durban, South Africa. He has been contributing to the research and academics for a period of 12 years. He has authored 30 scientific research articles in reputed journals and conferences. His research interests include microelectronics, thin-film device design, VLSI, wireless communication, and microwave and communication engineering. He is a Life Member of the IEEE HKN-Mu Eta Chapter.



VIRANJAY M. SRIVASTAVA (Senior Member, IEEE) received the bachelor's degree in electronics and instrumentation engineering, the master's degree in VLSI design, and the Ph.D. degree in RF microelectronics and VLSI design, in 2002, 2008, and 2012, respectively. He has worked for the fabrication of devices and development of circuit design. He is currently an Associate Professor with the Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban, South Africa. He has more than 17 years of teaching and research experience in VLSI design, RFIC design, and analog IC design. He has supervised various bachelor's, master's, and Ph.D. research. He has authored/coauthored more than 220 scientific contributions, including articles in international refereed journals, chapters in book, and conferences. He is a Senior Member of SAIEE. He is also a member of IET, the IEEE-HKN, and IITPSA.

...