

Received September 3, 2020, accepted October 13, 2020, date of publication October 22, 2020, date of current version November 5, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3033023

From MTJ Device to Hybrid CMOS/MTJ Circuits: A Review

VINOD KUMAR JOSHI¹, PRASHANTH BARLA¹, (Member, IEEE),
SOMASHEKARA BHAT¹, AND BRAJESH KUMAR KAUSHIK², (Senior Member, IEEE)

¹Department of Electronics and Communication Engineering, Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal 576104, India

²Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee 247667, India

Corresponding author: Vinod Kumar Joshi (vinodkumar.joshi@manipal.edu)

ABSTRACT Spintronics is one of the growing research areas which has the capability to overcome the issues of static power dissipation and volatility suffered by the complementary metal-oxide-semiconductor (CMOS) industry. Magnetic tunnel junction (MTJ), one of the prominent spintronic devices, is not only used to develop the fully non-volatile-logic (NV-L) but combines magnetism and electronics to develop next-generation NV-memory (NV-M) and hybrid CMOS/MTJ circuits. To be specific towards hybrid CMOS/MTJ circuits, the fabrication of first hybrid full-adder in 2009, fabrication of MTJ based 240-tile NV-field programmable gate array (NV-FPGA) chip in 2013, fabrication of a 3000-6-input-LUTs based NV-FPGA chip in 2015, fabrication of MTJ based NV-logic-in-memory-large scale integration (NV-LIM-LSI) in 2017 and recently the fabrication of a full hybrid magnetic/CMOS System on Chip (SoC) under EU GREAT Project in 2019 has strengthened the belief and motivated the researcher to be continued in this domain. This review article aims to provide the complete design flow of hybrid CMOS/MTJ circuits developed using one of the fab compatible MTJ spintronic devices and its integration with conventional CMOS logic. The broad coverage of the article is MTJ construction, its switching mechanisms, a brief history of various compact models, reliability issues, and the concept of logic-in-memory (LIM) architecture. Finally, the article concludes with the challenges and future prospects of hybrid CMOS/MTJ circuits, which will motivate people in academia to cultivate research in this domain and industry to realize the prototype for a wide range of potential applications.

INDEX TERMS MTJ, spintronic, CMOS/MTJ, LIM, iMTJ, pMTJ.

I. INTRODUCTION

As the technology node shrinks below 45 nm, power dissipation and performance become two major concerns for the next generation computing system [1]. The expected gate length in the future is reported to be ≈ 5 nm by International Technology Roadmap for Semiconductors (ITRS, 2013) [2]; because of that, the off-leakage current will be too high for the entire chip. There are various techniques to reduce the power at the circuit level, in which double gate-metal oxide semiconductor field-effect transistor (DG-MOSFET), fin-field effect transistor (fin-FET), and Si-nanowire MOSFET are the most promising one [3]. Carbon nanotube field-effect transistor (CNTFET) is another feasible nano-device similar in structure and successor of complementary metal-oxide-semiconductor (CMOS) technology. It has higher

performance, transconductance, and lower power consumption than conventional CMOS technology. Many logics have been developed using these methods [4], but all the logic discussed above suffer volatility issues. Similar concern related to power dissipation was also reported in a recent report by the semiconductor industry association [5] by stating that if we follow the same way of computing by bit '0' and '1' (which need absolute minimum energy suggested by Landauer [6] in IBM Lab in 1961), we will not have the capability to power all the machines around the globe by 2040. To overcome, industries are looking for some alternate way of energy-efficient computing technique that will replace the classical computers (limited by minimum energy to perform one operation) with quantum computers. Spintronics is one of the emerging areas that have the potential to change the future of electronics beyond CMOS technology [7]–[10]. It is one of the growing technology which can reduce the heat dissipation of integrated circuit (IC) significantly. In charge based device

The associate editor coordinating the review of this manuscript and approving it for publication was Luca Cassano.




FIGURE 1. (a) An example of conventional CMOS-IC or SRAM cache dissipating both dynamic and static power without power gating. (b) By applying power gating, SPD = 0 in standby mode, but two additional operations data “Backup” and “Recall” are added before “switching-off” and “switching-on” the power, respectively. Switching-off the power is not allowed in CMOS logic due to their volatile nature. Further, this strategy also increases the delay due to the time spent in storing and recalling it before “switch-off” to “switch-on”. (c) In hybrid CMOS/MTJ circuits, as the power is switched off, data is being stored in MTJ and is readily available for logic operation as soon as the power is switched on. DPD and delay are significantly reduced, and almost zero SPD is noted in standby mode. A small overhead due to MTJ can be observed. Reproduced using refs. [28]–[30].

to switch from logic ‘0’ to logic ‘1’, the magnitude of the charge must be changed in the active region of the device due to which current flows from drain (D) to source (S). It is not possible with charge-based electronics to reduce the power (or heat) dissipation significantly because the charge is a scalar quantity, and the presence or absence of charge gives logic ‘1’ or logic ‘0’ respectively. Spin, unlike charge, is a pseudovector quantity which has a fixed magnitude of $\hbar/2$ with a variable polarization, where \hbar is the reduced Planck’s constant. If an electron is placed in a magnetic field, it can have many states, but for encoding digital information, only two states, ‘1’ and ‘0’ are needed. These states can be achieved with a polarization parallel (P) and antiparallel (AP) to the magnetic field, which can encode logic ‘1’ and logic ‘0’ respectively. In that case, switching is accomplished by flipping the polarization of spin without any change in the flow of current, as that is the case in hybrid spintronics. This may result in significant energy savings. However, there is still some energy dissipated in flipping the spin, but it will be of the order of $g\mu_B B$, where g is the Lande factor, μ_B is the Bohr magneton, and B is the magnetic field required to keep the spin polarization bi-stable. The term $g\mu_B B$, can be reduced by lowering B , but it may cause more random bit flips. However, bit-flip errors can be handled by error-correcting codes up to a certain extent [11], [12].

Spin logics are the emerging ones, which improves battery life by consuming less power from portable devices to large data centers [13] and are non-volatile (NV) in nature. MTJ nanopillar is an important spintronic device used for logic and memory applications, which combines magnetism and electronics and promises high read/write speed, nonvolatility, infinite endurance, etc. [8], [10], [14]. It is a promising candidate to develop NV memory and hybrid logic (CMOS and MTJ) [15]–[17] due to its quality of low power consumption, less area, faster speed, and easy integration at the top of CMOS [18]–[20]. MTJs developed using CoFeB(top electrode)/MgO(barrier)/CoFeB(bottom electrode) structure has

a wide range of applications, especially in magnetic random access memory (MRAM) due to its high tunnel magnetoresistance (TMR) and the reasonable range of resistance area (RA) product. Much research is continuously progressing on the use of MTJ to develop the NV-STT (spin-transfer torque)-MRAM memory to become the universal memory technology [21]–[27]. Power gating is also one of the techniques used in CMOS technology to reduce the static power dissipation when the circuit is not used for a longer period. Fig. 1 (a) represents the power dissipated either in conventional CMOS-IC or static random access memory (SRAM)-cache. Here, dynamic power dissipation (DPD) is in active mode, and static power dissipation (SPD) is in standby mode without power gating [28]–[30].

A part of the static power can be reduced by applying the power gating technique, but it requires two operations, data “Backup” and data “Recall” (Fig. 1 (b)). Due to the volatile nature of CMOS circuits, directly “switching-off” the power in CMOS circuits is strictly prohibited. This arrangement needs temporarily storing the data somewhere during backup and recalling it again while wake-up, which introduces a significant delay. In contrast, hybrid CMOS/MTJ circuit developed using LIM, the power can be easily removed (or the power is switched off) in an idle state, and there is no static power dissipation in standby mode [31], [32]. However, due to the physical property of MTJ, there is a small overhead in dissipated power (Fig. 1 (c)). It can be noticed that, as soon as the power is switched off/on, the backup and recall operations are not performed in a hybrid circuit, so no external memory is required. Due to the NV nature of the MTJ, stored data will be immediately available for logic operations [29], [30]. As a result, the hybrid CMOS/MTJ circuits developed using LIM structure not only improve the performance and power dissipation but also are reliable due to the large radiation hardening capability of the circuit [33], [34]. However, due to stochastic variation, MTJ suffers switching errors and may lead to a malfunction in hybrid




FIGURE 2. Design cycle from material (the atomistic view) to the system level with various abstraction levels and the simulation framework has been shown. An industry-standard EDA tool, e.g., Cadence platform, can be used for both front-end and back-end parts of the design flow. Verilog-A/AMS language is used for developing the physics-based compact model, which is further used to integrate MTJ symbols with MOS logics to develop the hybrid LIM structures. Process design kit and model library will be used in the Analog design environment (ADE) of the Cadence tool for circuit simulation. Figs. (a), (b), (c), (d), and (e) represent the fabricated test chips for hybrid CMOS/MTJ circuits and CMOS only circuits, respectively. (a) Die photo of NV-FPGA test chip with 3000-6-input-lookup table (LUT), fabricated using 90 nm CMOS/75 nm pMTJ technologies [37]. (b) Micrograph of fabricated processing elements (LIM carry, LIM sum, and MTJ devices) [38]. (c) First, SoC of its kind developed and taped out at Israel-based Tower Jaz in 2018, under the EU GREAT project by SPINTECH (Spintronics IC Design team) with other project partners. Both Analog and digital blocks are embedded on the same die using hybrid CMOS/MTJ circuits and are known as multifunctional standard stack (MSS) [39], [40]. (d) 1 Gb STT-MRAM (ST-DDR4) manufactured by Everspin (EMD4E001G) [41]. (e) A simple DIP-IC, 74HC04 hex inverter CMOS IC [42].

CMOS/MTJ circuits [35], [36]. Thus, hybrid CMOS/MTJ circuits have enormous potential to overcome the issues raised in CMOS technology. Fig. 2 shows the framework of the design cycle/or the steps involved from the atomistic view of material used in MTJ, front end view of the design, equivalent backend process, and finally, the end product in terms of various fabricated ICs. Figs. 2 (a, b, c, d) and (e) are the recently fabricated ICs of hybrid CMOS/MTJ circuits [37]–[41] and general-purpose dual-in-package (DIP) IC of the inverter [42], respectively.

The organization of the paper is as follows: After a brief introduction, we start with the section “Background,” which consists of the subsections “MTJ construction,” “Interpretation of TMR,” and “Interpretation of Magnetic Anisotropy”. In the “MTJ construction” subsection, the use of ferromagnetic (FM) materials is discussed by the Energy level (E-K) diagram using the Stoner-Wohlfarth (S-W) model. TMR ratio, an essential characteristic of MTJ, is discussed

while developing the hybrid circuits. Magnetic anisotropy (MA), an inherent property of the MTJ, is explored to understand the difference between perpendicular magnetic anisotropy (PMA) and in-plane magnetic anisotropy (IPA). In section “MTJ Switching mechanisms,” various switching mechanisms are discussed. Due to its commercialization point of view, the STT switching mechanism has been explored broadly based on theoretical and experimental results. The basic Landau–Lifshitz–Gilbert (LLG) equation, which covers the magnetization dynamics of the free layer (FL), is revisited. Further, the Landau–Lifshitz–Gilbert–Slonczewski (LLGS) equation was modified by Slonczewski (due to spin-polarized electrons in the LLG equation) is discussed. “A brief history of MTJ device modeling” is presented in the next section. These models work as a reference for the circuit design engineer. To build the hybrid CMOS/MTJ circuits, a compact model of the MTJ is needed, which can be further integrated with MOS

transistors (Fig. 2) using any electronic design automation (EDA) tools. This study will help the reader be familiar and updated with various MTJ models reported in the literature from time to time. We have also discussed the shortcomings of various model timely reported in the literature. Section “Reliability of hybrid CMOS/MTJ circuits” explores the reliability of MTJ and the hybrid CMOS/MTJ circuit. We start with a traditional bathtub curve to explain the failure rate of a CMOS IC. A thorough MTJ model, which includes all the reliability issues, is still missing in the literature. Time-dependent dielectric breakdown (TDDB), one of the important reliability issues, has been discussed using both intrinsic and extrinsic breakdown mechanisms. Further, the pinhole growth extrinsic mechanism is reviewed using the energy band diagram. “Hybrid CMOS/MTJ circuits” is the most important section, where we discussed the way to design the hybrid circuits using MOS transistors and MTJs. The idea of logic-in-memory (LIM) is preferred over traditional von-Neumann architecture, which suffers the large interconnect delay between logic and memory block. The three main components of the LIM structure, i.e., the read circuit, write circuit, and logic network, are explained. Finally, “Summary and outlook” of the review article are presented. To understand the effect of various pulses used in voltage-controlled magnetic anisotropy (VCMA) switching mechanism, we simulated the VCMA-MTJ model, and the results are analyzed in Appendix A. Appendix B representing the design, working, and simulation of three basic LIM hybrid circuits of two input NV-NAND/AND, NV-NOR/OR and NV-XNOR/XOR using STT-PMA-MTJ model have also been appended for convenience.

As the field of spintronics itself is in the growing stage, this review cannot be the final word for the hybrid CMOS/MTJ circuit. Instead, it is a comprehensive reference for those who like to explore more in this research area. Due to the broad coverage of this article, it not only binds the researcher of the various interdisciplinary area but also can be used as a tutorial by the early-stage researcher to start their research at the circuit level. However, on the other side, due to its broad coverage and fast-growing stage worldwide, some research publications may be inevitably missed.

II. BACKGROUND

This section recollects and highlights the necessary information of MTJ to build the background for developing the hybrid circuits. Here, we explore the MTJ construction, type of material used in MTJ and their energy band (E-K) diagram, Interpretation of tunneling effect, and the types of MA.

A. MTJ CONSTRUCTION

MTJ is a multilayer structure comprising of an ultra-thin insulating layer (also known as a barrier layer) sandwiched between two FM layers. In one of the FM layers, the magnetic orientation is fixed and is called a fixed/reference layer (RL), while another FM layer has a magnetic orientation, which can be either P or AP to the RL and is called FL. The magnetic

orientation of FL can be altered by the application of an external magnetic field or application of suitable current/voltage in a particular direction. The process of switching the relative magnetization of the FL from P to AP state or vice versa is called MTJ writing/switching, which offers hysteresis behavior. When the magnetic orientation of the FL and RL are parallel, then the resistance offered by the device for the flow of read current is less, and it is denoted by parallel resistance (R_P). Whereas, if the magnetic orientation of the FL is opposite to that of the RL, the device offers more resistance to the flow of read current, and therefore it is in the high resistance state and denoted by antiparallel resistance (R_{AP}). Figs. 3 (a, b, c, d) represents the in-plane MTJ (iMTJ), perpendicular MTJ (pMTJ), typical R-H curve of pMTJ [43], and energy band diagram of pMTJ [44], respectively. Further explanations are done using pMTJ device. Here, pMTJ is assumed to be coded as ‘1’ and ‘0’ for R_P and R_{AP} states, respectively. So, the resistance variation of these two states of the device can be represented by the TMR ratio using Eq. 1 [7], [8],

$$TMR = \frac{R_{AP} - R_P}{R_P} = \frac{G_P - G_{AP}}{G_{AP}} \quad (1)$$

Here G_{AP} and G_P are the conductance in AP and P state, respectively. Tunneling between FM films was first observed by Jullière in 1975 using Fe/Ge/Co multilayer [45]. Due to the limitation of the experiment, less attention was paid, and there was no significant high TMR reported during the next 20 years [46]. Initially, TMR was first reported at room temperature by Moodera *et al.* and Miyazaki *et al.* in 1995 individually using the AlOx barrier [47], [48], which opened a path not only for NV-memories (NV-Ms) but also for the development of NV hybrid CMOS/MTJ circuits. The size, shape, thickness, and the material used in the barrier and the stacking layers while developing the MTJ decides its TMR ratio. A high TMR is one of the key parameters to design the NV hybrid circuits and NV-M.

Large TMR, around the range of 50% to 200%, is sufficient to differentiate the voltage difference between the logic states ‘0’ and ‘1’ for hybrid circuits and can be used for various applications. Recently high TMR ratio is obtained by fabricating both iMTJ and pMTJ for the optimal thickness of 1.6 nm of FL [49]. Both the crystalline MgO and amorphous AlOx insulating barrier based MTJ have been reported in the literature. The maximum value of TMR is achieved by 80% by using the AlOx barrier at room temperature using CoFeB material as FL and RL [46], [50]. Fig. 4 represents the TMR ratio plotted at room temperature for various MTJ structures developed using both AlOx and MgO barrier [47], [49], [50], [52]–[69]. Significant growth in TMR for MgO-based MTJ is observed during the year 2001 to 2008. It can also be noticed that MgO-based MTJ leads to higher TMR as compared to the AlOx barrier [51]–[53]. It is due to the crystalline structure of the MgO barrier enabling coherent tunneling over the AlOx amorphous barrier. Further, at low temperature, in MgO-based MTJ, a gradual increase




FIGURE 3. (a), (b) Front view of MTJ switching from P state to AP state, and vice versa for iMTJ and pMTJ, respectively. (c) R-H curve, here R_P represents the low resistance state, while R_{AP} represents the high resistance state due to the TMR effect of pMTJ [43]. (d) An energy barrier separates p and AP states of pMTJ (E_b). The barrier height decides the stability of stable states of pMTJ [44].




FIGURE 4. TMR ratio plotted for the refs. [47], [49], [50], [52]–[69] at room temperature for various MTJ structures developed using both AlO_x and MgO barrier with a different FL and RL. Initially, the MTJ was reported using the AlO_x barrier [47], [50], [57]–[60], and the highest TMR ratio was reported 80% during the year 2007 [50]. Significant growth can be observed in the TMR ratio of MgO-based MTJ using Refs. [52], [53], [56], [61]–[65] compared to AlO_x during the year 2001 to 2008. Refs. [49], [68] are the recent development of MTJ with MgO barrier on a flexible substrate, which has opened the way to its use for future flexible spintronic devices.

in TMR was observed. It was reported 1135 % at 4.2K by Ishikawa *et al.* [54] and Yamamoto *et al.* [55] while 1144% at 5K temperature by Ikeda *et al.* [56]. To understand the charge

particle behavior in metal, first, we set up the relation between energy and density of states of metal. The spin polarization is calculated theoretically by the given relation [8], [70], [71],




FIGURE 5. Energy level (E-K) diagram using S-W model, (a) if $N_{\downarrow} = 0$, $P_N = 1$ means the material is 100% up spin-polarized. (b) While for $N_{\uparrow} = 0$ the material is 100% down spin-polarized. (c) In normal metal both N_{\uparrow} and N_{\downarrow} are equal [8].




FIGURE 6. (a) Schematic of MTJ with applied voltage V_{bias} , (b) its energy band diagram (c), and the tunneling of the electrons due to its wave nature. Assume the electrons are traveling to the x-axis, which is represented by an incident electrons wave, and if the barrier height is greater than the energy of the electrons, electrons will tunnel into the barrier. Electrons wave become evanescent inside the barrier, and its amplitude exponentially decays into the barrier [72].

as shown in Eq. (2),

$$P_N = \frac{N_{\uparrow} - N_{\downarrow}}{N_{\uparrow} + N_{\downarrow}} \quad (2)$$

Here N_{\uparrow} and N_{\downarrow} are the up and down spins, respectively. When $N_{\downarrow} = 0$, $P_N = 1$ (Fig. 5 (a) means the only majority up spins are there, and the spin polarization is 100%, but it is difficult to achieve for spintronic devices during realization. Such materials are known as FM half metals or heusler alloys. If $N_{\uparrow} = 0$; $P_N = -1$ (Fig. 5 (b)) and for $N_{\downarrow} = N_{\uparrow}$; $P_N = 0$ (Fig. 5 (c)), only for paramagnetic or normal metal. When the number of up spins and down spins are not equal, the magnetism can influence electrical transport. This idea helped the researcher to choose FM material over normal metal for the formation of the top and bottom layers of MTJ.

The ratio of P and AP resistance can be written in terms of spin polarization of FM layers as [7],

$$\frac{R_P}{R_{AP}} = \frac{1 - P_1 P_2}{1 + P_1 P_2}, \quad \text{here } \begin{cases} R_P = \frac{2}{1 + P_1 P_2} \\ R_{AP} = \frac{2}{1 - P_1 P_2} \end{cases} \quad (3)$$

P_1 and P_2 are the spin polarizations of two FM layers, which can be calculated using Eq. 2. Further, the

TMR effect strongly depends on spin polarization and can be obtained using Eqs. 1 and 3 by the Julliere’s model [7], [45],

$$TMR = \frac{2P_1 P_2}{1 - P_1 P_2}. \quad (4)$$

TMR is a quantum mechanical effect and is a consequence of spin-dependent tunneling. Fig. 6(a) shows the applied V_{bias} across the two terminal of the MTJ, and Fig. 6(b) represents the corresponding energy band diagram [72]. The electrons tunneling phenomena are due to the wave nature of the electrons and has been shown in Fig. 6 (c). If the barrier is thin enough, evanescent wave amplitude does not vanish perfectly; rather, it re-emerges with residual amplitude and forms the transmitted wave. Consequently, the transmitted wave with a decrease in amplitude propagates along the x-axis. The electrical conductance of the junction can be represented by the electrons wave function in the evanescent state of the tunneling electrons in the barrier. The tunneling electrons across the barrier has an exponential dependency on barrier thickness (t_{ox}) (Fig.6 (b)). A direct relation of the tunneling current density with t_{ox} , V_{bias} , and average tunnel barrier height (ϕ) is theoretically reported by Simmons in 1963 [73].




FIGURE 7. Interpretation of TMR effect pictured as in ref. [17]. (a) Represents the tunneling of electrons in P state from FM1 to FM2 layer while (b) represents the tunneling of electrons in AP state from FM1 to FM2 layer. For convenience, the barrier has not been shown in both figures.

B. INTERPRETATION OF TMR

Electrons with different spin can tunnel from one ferromagnetic layer (FM1) to another ferromagnetic layer (FM2) through the barrier layer (or non-conducting thin insulating layer) provided there is the availability of states with the same spin orientation. The expression of parallel conductance (G_P) in P state is,

$$G_P = N_{\downarrow} \cdot N_{\downarrow} + N_{\uparrow} \cdot N_{\uparrow} \tag{5}$$

Here the first term of Eq. 5 is obtained by minority down spin (N_{\downarrow}) electrons in FM1 layer and minority down spin (N_{\downarrow}) electrons in FM2 layer, while the second term is obtained from majority up spin (N_{\uparrow}) electrons in FM1 layer and majority up spin (N_{\uparrow}) electrons in the FM2 layer. It can be observed that in the P state (Fig. 7 (a)) the majority spin up (N_{\uparrow}) electrons and the minority spin down (N_{\downarrow}) electrons from FM1 can easily tunnel to the FM2 layer with majority spin up (N_{\uparrow}) and minority spin down (N_{\downarrow}) electrons. It will cause high conductance or low resistance. Whereas in AP state majority spin down (N_{\downarrow}) electrons and minority spin up (N_{\uparrow}) electrons of FM1 tunnel across the barrier with difficulty to fill minority spin down (N_{\downarrow}) and majority spin up (N_{\uparrow}) electrons of the FM2 layer. It will cause the low conductance or large resistance. Similarly, the expression of antiparallel conductance (G_{AP}) in AP state can be written as,

$$G_{AP} = N_{\downarrow} \cdot N_{\uparrow} + N_{\uparrow} \cdot N_{\downarrow} \tag{6}$$

Here the first term of Eq. 6 is obtained by majority spin down (N_{\downarrow}) electrons in FM1 layer and majority spin up (N_{\uparrow}) electrons in FM2 layer, while the second term is obtained from minority spin up (N_{\uparrow}) electrons in FM1 layer and minority spin (N_{\downarrow}) down electrons in the FM2 layer (Fig. 7 (b)). Thus in the R_P state, electrons will experience a low resistance compared to the R_{AP} state. Hence, it can be concluded from Fig. 7 that the TMR effect strongly depends on the spin polarization. Further spin conductance ratio (SCR) can be

calculated from Eqs. 5 and 6 [7], [8],

$$SCR = \frac{G_P - G_{AP}}{G_P + G_{AP}} \tag{7}$$

The conductance of the junctions in the parallel and antiparallel configurations can be represented by $G_P = \frac{1}{R_P}$ and $G_{AP} = \frac{1}{R_{AP}}$. Similarly, Junction magnetoresistance ratio (JMR) is another useful quantity and can be written as Eq. 8 [7], [8], [45],

$$JMR = \frac{G_P - G_{AP}}{G_P} = \frac{R_{AP} - R_P}{R_{AP}} \tag{8}$$

It can be observed from the above equations that TMR, JMR, and SCR represent three different magnetoresistance ratios to characterize the difference between R_P and R_{AP} resistance.

C. INTERPRETATION OF MA

It is the directional dependence of the magnetic properties of magnetic materials. Principally, In the absence of the applied magnetic field, the magnetic moment of magnetically anisotropic materials will tend to align along easy-axis while a magnetic isotropic material has no preferred direction for its magnetic moment. Easy-axis is the preferred direction along which the magnetic material can be magnetized. Depending on the direction of the easy-axis, MA can be classified into IPA or PMA. MTJ with IPA and PMA is also known as iMTJ and pMTJ, respectively. The following Figs. 8 (a, b) distinguish between easy-axis and hard-axis of FL of ellipsoidal shape iMTJ. We chose the single domain approximation in which the magnetization is kept uniform inside the FM layer by transferring the magnetic poles inside the surface, as shown in Figs. 8 (a, b). The magnitude of the demagnetization field and energy required for easy and hard-axis can also be calculated for Figs. 8 (a, b). It can be observed that in Fig. 8 b, the demagnetizing field and energy is large for the hard-axis as compared to the easy-axis due to large geometry dependent demagnetization factor along the y-axis as compared to the x-axis ($N_{dem_y} > N_{dem_x}$). The ellipsoidal




FIGURE 8. Top view of the FL of iMTJ, (a) the magnetization (shown by arrow) is along the longer x-axis named in-plane easy-axis. The poles are separated along the smaller surface, hence the demagnetizing field ($H_{dem_x} = 4\pi N_{dem_x} M_s$) in the x-direction is smaller compared to the demagnetizing field ($H_{dem_y} = 4\pi N_{dem_y} M_s$) in the y-direction (b) The magnetization (shown by arrow) is oriented along the short axis of the ellipse, since $N_{dem_y} > N_{dem_x}$, the demagnetizing field and energy are maximized hence named as in-plane hard-axis in the y-direction. Further, the demagnetization energy [9] can be calculated by, $E_{dem} = \frac{1}{2} \int_V M_s \cdot H_{dem} dV$. (c) Cell area calculation using the top view of iMTJ and (d) pMTJ, it can be noticed that pMTJ is more compact than iMTJ.

shape is preferred not only due to patterning issues but also helps to reduce the pinning centers for the magnetization. The pattern and the material used to develop the FL should be such that it could store the NV magnetization state for certain years while developing the memory or hybrid circuits. Anisotropy is also one of the prerequisites for hysteresis in the FM layer, and it should be kept high for long time data storage. Since the FL direction needs to be switched to write ‘0’ and ‘1’ states, so for effective magnetization switching, anisotropy should not be too high. An ellipsoidal shape iMTJ results in a minimum cell area of $2(AR + 1)F^2$, Where $AR (=L/W$; here L is in the x-axis, and W is along the y-axis) is the aspect ratio of the ellipse, and F is the minimum feature size for the technology node (Fig. 8 c). In general, the minimum size transistor can be in the order of $(6 - 8)F^2$, so the size of the MTJ should be chosen for no additional area penalty by selecting the aspect ratio and feature size appropriately. Further, for high-density memory and the hybrid CMOS/MTJ circuit, if the area is critical, a more compact circular shape pMTJ with an area of $4F^2$ is preferred (Fig. 8 (d)). Moreover, the MTJ with PMA has higher TMR and performs better in terms of thermal stability, critical current, and access speed compared to MTJ with IPA [26]. Anisotropy nature of a nanomagnet (or thin-film) is distinctly different than that of the bulk magnet, i.e., in thin films, PMA is seen, whereas, in the bulk magnet, parallel MA (or IPA) is inherent. Anisotropy associated with the shape of the thin film nanomagnet is also known as shape anisotropy [9].

PMA is further classified into interfacial PMA (iPMA) and crystalline PMA (cPMA). iPMA has been observed in CoFeB whose thickness is less than the critical thickness (t_c), while cPMA was observed in CoPt and FePd, whose

crystalline anisotropy is very high [74], [75]. Mathematically the effective perpendicular anisotropy field [76] is given by,

$$H_{K_{\perp}eff} = H_{K_{\perp}} - H_{dem_z} = \frac{2K_{\perp}}{M_s} - 4\pi N_{dem_z} M_s. \quad (9)$$

Here, $H_{K_{\perp}}$ is the perpendicular anisotropy field and H_{dem_z} is the demagnetization field. H_{dem_z} in the z-direction tends to make the magnetization perpendicular to the plane. K_{\perp} is the perpendicular anisotropy field, N_{dem_z} is the geometry dependent demagnetization factor in z-direction and M_s is the saturation magnetization. For iPMA, K_{\perp} can be replaced as $\frac{K_i}{t_f} (= \frac{2\pi M_i^2 t_c}{t_f})$; here K_i is the interfacial anisotropy energy density and t_f is the thickness of FL. Recent experiments have revealed that in the stacking of CoFeB/MgO/CoFeB, iPMA can be modulated by applying the external voltage and is known as the VCMA effect [77]–[82]. The linear relationship between K_i and the applied bias voltage (V_{app}) has been verified experimentally [79]–[84],

$$K_i(V_{app}) = K_i(V_{app} = 0) - \frac{\xi V_{app}}{t_{ox}}. \quad (10)$$

Here $K_i(V_{app})$ is the voltage-dependent interfacial anisotropy energy density, $K_i(V_{app} = 0)$ is the interfacial anisotropy energy density at $V_{app} = 0$, ξ is the VCMA coefficient depending on the type of material stack to find the corresponding change in K_i by V_{app} and the thickness of the oxide layer (t_{ox}). The change in iPMA modulates the energy barrier of the FL while switching. For cPMA K_{\perp} can be replaced by K_u , which is known as the crystal anisotropy energy density.

To understand the MA in MTJ for multilayer, we first revisited the previously reported work by Draaisma et al. in 1987 [85]. In multilayer structures, magnetic anisotropy energy (MAE), K_{eff} (J/m^3) arises from two components; volume contribution K_v (J/m^3) and surface (or interface) contribution K_i (J/m^2), which is given by the Eq. (11) [85],

$$K_{eff} = K_v + \frac{2K_i}{t}. \quad (11)$$

This relationship presents the weighted average of MAE of inner volume atoms and interface atoms. Here K_v contains contributions from the shape, magneto-crystalline, and magneto-elastic anisotropy [86], and t is the thickness of the magnetic layer. Factor 2 is included in Eq. 11 due to the same interface contribution on both sides. Fig. 9 shows a typical example of the Pd/Co multilayer consists of an ultrathin layer of Co ($2-12 \text{ \AA}$) [85]. Fig. 9 (a) is the experimental data obtained by Pd/Co multilayer [85], and Fig. 9 (b) is the corresponding graphical technique to find K_i and K_v from the plot of $(K_{eff} \cdot t)$ versus t . Once K_i and K_v are obtained from the plot, K_{eff} can be calculated using Eq. 11. This basic idea is still followed in the literature to find the K_{eff} [49]. PMA and IPA can be easily distinguished using Fig. 9 (b). In bulk materials, anisotropy is dominated by the volume component of the equation, whereas in thin films, the interface term is dominant; because the thickness becomes very small. K_{eff} represents the preferred direction of magnetization in the




FIGURE 9. MAE in the stack of Pd/Co multilayer using an ultrathin layer of Co. (a) Experimental data reproduced from ref. [85] (b) The graph is plotted using the origin software between ($K_{eff} \cdot t$) versus t . The intercept along the y-axis gives $2K_i$, from which $K_i = 0.26 \times 10^{-3} J/m^2$ while the slope of the plot gives $K_v = -0.72 \times 10^6 J/m^3$. The positive K_{eff} indicates the preferred direction is perpendicular while negative K_{eff} indicates that the preferred direction is parallel to the in-plane magnetization. The critical thickness ($t_{Co} = \frac{-2K_i}{K_v} = 7.2 \text{ \AA}$) indicates zero intercepts and K_i is a positive quantity favoring perpendicular magnetization.

multilayer structure (Fig.9). A positive K_{eff} leads to PMA in a multilayer structure (thin-films) whereas negative K_{eff} leads to IPA. The negative slope indicates K_v , and intercept at zero thickness indicates K_i . So below a particular thickness, called critical thickness (t_{Co}), K_i is more dominant than K_v . Hence in thin-film structures, PMA is seen predominantly due to minimal thickness. The critical thickness can be obtained from Eq. 11 by substituting K_{eff} to zero [86], [87],

$$t_{Co} = \frac{-2K_i}{K_v}. \tag{12}$$

III. MTJ SWITCHING MECHANISMS

Changing MTJ resistance either from R_{AP} to R_P or vice versa can be achieved by switching the magnetic orientation of the FL. MTJ switching process is also known as writing or storing the data in MTJ. There are many ways of switching the magnetization direction of the FL of MTJ, and we listed a few of them and discussed their potential for practical application.

A. FIELD-INDUCED MAGNETIZATION SWITCHING (FIMS)

FIMS mechanism was employed in the first-generation iMTJs developed using an aluminum oxide-based insulating barrier [88]. In FIMS, the magnetization of the FL is switched by an externally induced magnetic field produced by the

current-carrying conductors placed close to the MTJ device. MTJ is placed in between the two orthogonal current lines called digit line (DL) and bit line (BL). Bit line current (I_b) with the assistance of digit line current (I_d) is used to change the magnetic orientation of MTJ (Fig. 10(a)) [89]. The current polarity of I_b decides the state of the MTJ (P or AP). Based on this mechanism, Freescale launched the first commercial 4-Mbit MRAM-MR2A16A in 2006 [90]. But, this method has several disadvantages, such as; FIMS occupies a large area per cell and refrain from achieving the high density. FIMS mechanism needs a large current (write current ~ 10 mA), which increases the total power consumption. In addition to that, as the separation between the adjacent cells reduces, the magnetic field interference is induced between the cells causes write error. MTJ situated close to the selected MTJ will be influenced by the external magnetic field generated by BL and DL. This tends to change the logic stored in the adjacent unselected MTJ. It is called the half selectivity disturbance. Later, Engel *et al.* proposed a toggling switching method to overcome the half selectivity issue [91].

B. THERMALLY ASSISTED SWITCHING (TAS)

The limitations of the FIMS, power consumption, and write selectivity are mitigated in the TAS mechanism [88], [92]. Antiferromagnetic layers are added above the FL and below




FIGURE 10. (a) A picture to understand the FIMS switching mechanism in iMTJ [89], situated between DL and BL, respectively. (b) A picture to understand the TAS [89] switching mechanism in iMTJ, which is present between two antiferromagnetic layers named AFM1 and AFM2.




FIGURE 11. Schematic illustration of the STT switching mechanism. (a) In AP to P switching, when $I_{write} > I_{C1}$ flows from FL to RL, resistance state changes from R_{AP} to R_P , (b) on the contrary, in P to AP switching, when $I_{write} > I_{C2}$ flows from RL to FL, resistance state changes from R_P to R_{AP} [24], [99].

the RL, named AFM1 and AFM2, respectively [93]. The blocking temperature of AFM2 is higher than that of AFM1. In this technique, the iMTJ cell that needs to be written is elevated to a higher temperature by the application of heating current (I_h). When the temperature exceeds the blocking temperature of the FL, then an external magnetic field is induced by the magnetization current (I_m) to switch the magnetic orientation of FL (Fig. 10(b)) [94]. The writing process in TAS is faster than FIMS due to the use of higher temperatures, but the limitation of this technique is lower density in limited area or scalability.

C. STT

STT was theoretically predicted by Slonczewski [95] and Berger [96] independently in 1996. Later it was experimentally observed in deep submicron-sized low resistance CoFeB/Al₂O₃/CoFeB MTJ structure in 2004 [97]. STT, current-induced magnetization switching (CIMS) approach showed significant improvement in speed and power dissipation compared to field-induced switching. In STT, a spin-polarized current is employed in the MTJ device to switch the magnetic orientation of FL. MTJ cells can also

be switched from AP to P state or vice versa by passing a write conduction current as well [98], [99]. In the case of conduction current, conduction electrons will be polarized to the magnetization direction of the FM layer and imbalance spin population. $I_{write}(= I_{AP \rightarrow P})$ passing from FL to RL should be higher than critical current (I_{C1}) to switch the magnetization from AP to P state (Fig. 11 (a)). In a similar manner, $I_{write}(= I_{P \rightarrow AP})$ passing from RL to FL should be higher than critical current (I_{C2}) to switch the magnetization from P to AP state (Fig. 11 (b)). Electrons flowing from RL to FL are spin-polarized, i.e., these electrons are aligned in the magnetization direction of the RL. The majority up spin electrons tunnel through the barrier without losing their polarization and reach in FL, where they transfer their spin angular momentum to the magnetization of the FL by applying a large STT. When sufficient large current $I_{AP \rightarrow P} > I_{C1}$ is applied, the magnetic orientation of FL aligns toward RL. While the minority down spin electrons are reflected back at the barrier interface and exerts insufficient torque, which is unable to switch the magnetization of RL. Synthetic antiferromagnetic (SAF) layer, known as the exchange layer (not shown here in Fig. 11), is used below the RL in pMTJ to

fix the magnetization of RL. When conduction electrons flow from FL to RL, they first enter into FL and get polarised in the magnetization direction of FL. Majority spin-up electrons will tunnel the barrier and cross the RL without affecting the magnetization of RL, while minority spin-down electrons are reflected at the barrier interface and exert torque in FL. This starts to change the direction of FL and when the current condition, $I_{P \rightarrow AP} > I_{C2}$ is met, significant torque aligns the magnetization direction of FL to AP direction. It has been reported around 50% large write current is needed in the case of P to AP switching. It has been proved that the critical current required for switching out of the P to AP state is more than AP to P state i.e. $I_{C2} > I_{C1}$. Thus there is a strong asymmetry in switching conditions of pMTJ due to different spin polarization efficiency factors for P and AP state, which further depends on spin polarization and the angle between FL and RL. The average critical current density $J_{C0} (= \frac{|J_{C1}| + |J_{C2}|}{2})$; here J_{C1} and J_{C2} are the critical current densities for switching the AP to P and P to AP states respectively) and average critical current $I_{C0} (= \frac{|I_{C1}| + |I_{C2}|}{2})$ are used for comparison purposes. For MgO based MTJ, J_{C0} is reported $\sim 2.2 \times 10^6$ A/cm², i.e., one-third of that in AlOx based MTJ [98]. Further, by changing the structure of MTJ, J_{C0} can be reduced. For dual barrier, MgO based MTJ cell J_{C0} is reported as 1.1×10^6 A/cm² [98].

The magnetization dynamics of the FL layer can be explained by the Landau–Lifshitz–Gilbert (LLG) equation [100]–[102]. In general, the LLG equation is the basis for computational micromagnetics and holds almost all the physical features of strong ferromagnets,

$$\frac{\partial \vec{M}}{\partial t} = - \underbrace{\mu_0 \gamma \vec{M} \times \vec{H}_{eff}}_{\text{Precession}} + \underbrace{\frac{\alpha}{M_s} \left(\vec{M} \times \frac{\partial \vec{M}}{\partial t} \right)}_{\text{Damping}}. \quad (13)$$

Here, the first term describes the precession of the magnetization (\vec{M}) of FL around the effective magnetic field (\vec{H}_{eff}). It is always perpendicular to both \vec{M} and \vec{H}_{eff} . Here, γ is the gyromagnetic ratio and μ_0 is the magnetic permeability of the free space, the term $\gamma_0 = \mu_0 \gamma$ which is equivalent to 2.211×10^5 mA⁻¹sec⁻¹ for a free electron. The effective magnetic field is the sum of various fields,

$$\vec{H}_{eff} = \vec{H}_{ext} + \vec{H}_{an} + \vec{H}_{dem} + \vec{H}_{amp} \quad (14)$$

Here \vec{H}_{ext} is the applied external magnetic field, \vec{H}_{an} is the magnetocrystalline anisotropy that exists due to crystal structure, \vec{H}_{dem} is the demagnetization field and \vec{H}_{amp} is the Amperian field generated by the injected current passing through the MTJ. Further, the material's magnetic anisotropy can contribute to easy-axis (or in-plane axis), perpendicular axis, and planar fields. The second term in the LLG equation is the damping term (Eq. 13), which reduces the precession angle (θ) and align the magnetization in the direction of \vec{H}_{eff} . Here α is the damping constant, determines the rate at which energy dissipation occurs. Slonczewski added the additional term in the above equation due to spin polarised electrons

and is known as the LLGS equation [103], [104]. STT due to coupling of spin polarised electrons can be represented by additional term in the equation as below,

$$\frac{\partial \vec{M}}{\partial t} = -\gamma_0 \vec{M} \times \vec{H}_{eff} + \frac{\alpha}{M_s} \vec{M} \times \frac{\partial \vec{M}}{\partial t} + \underbrace{\vec{T}_{CIP} + \vec{T}_{CPP}}_{\text{Torque}}. \quad (15)$$

Here the two additional term at last in the LLGS equation is due to STT and are related to the current in-plane (\vec{T}_{CIP}) and current perpendicular to plane (\vec{T}_{CPP}) geometry. \vec{T}_{CPP} occurs in multilayer structure while \vec{T}_{CIP} finds in single materials in which spatial magnetization gradients occur. For pMTJ, $\vec{T}_{CIP} \approx 0$ and \vec{T}_{CPP} can be represented by,

$$\vec{T}_{CPP} = \omega(\theta) \frac{\sigma J}{M_s^2} \vec{M} \times (\vec{p} \times \vec{M}). \quad (16)$$

Here, $\omega(\theta)$ is the angular dependency of STT on the angle θ between FL and RL magnetization, \vec{p} is along the direction of RL stack and the spin transfer efficiency ($\sigma = P \frac{g \mu_B}{e} \frac{1}{d}$; here P is the spin polarization, d is the thickness of the film, g is the spin polarization efficiency factor and μ_B is the Bohr magneton). Further, the saturation magnetization M_s can be defined as total magnetization per unit volume when all spins are aligned. STT can lead to negative damping, depending on the direction of applied current density (J) and \vec{p} .

Much research on STT induced magnetization dynamics has been reported from time to time [102], [105]–[109]. Magnetization dynamics of both iMTJ and pMTJ can be easily understand using the LLGS equation. Assume that the applied current is such that the STT is opposite to DT, as shown in Fig. 12 (a), and MTJ is switching from P to AP state. Based on the analytical and numerical calculations, the current-driven magnetization represented by Fig. 12 can be explained as following [98], [110], [111],

- (i) If the initial magnetization \vec{M} of the FL is tilted instantaneously from its position as shown in Fig 12 (b), then in the absence of STT and DT term it will precess in a circle due to FT term produced by the \vec{H}_{eff} in \hat{z} direction.
- (ii) If the applied current is small, i.e., $J < J_{C0}$, the magnetization of the FL spiral back to the magnetization direction of the RL (here, we assume both FL and RL are pointing in the same direction \hat{z} initially). It is similar to the situation in which even if the current is '0' and we perturb the \vec{M} away from \vec{H}_{eff} , it will come back to \hat{z} along the spiral path with gradually decreasing the precession angle. It is due to the damped motion in which the DT component is higher than the STT term. Due to damped motion, the precession angle reduces, and the STT is insufficient to inverse the initial magnetization (Fig. 12 (c)).
- (iii) If the applied current $J = J_{C0}$, the STT term becomes higher than the DT term, precession angle increases initially, and achieves a steady state of dynamic equilibrium (Fig. 12 (d)). The magnetization of the FL spirals away from the RL and precessing continuously at some




FIGURE 12. Schematic illustration of LLG equation with field torque (FT), Gilbert damping torque (DT), and spin-transfer torque (STT) terms pictured as in ref. [102] (a) Here, FT is generated due \vec{H}_{eff} , DT is exactly opposite to STT. (b) Magnetic configurations showing the applied field and \vec{M} of the FL for figs. c, d, and e. (c) For ($J < J_{C0}$), \vec{M} spirals back to the applied field due to damped motion [102]. (d) As current is increased, \vec{M} spirals to the applied field and a steady-state is reached ($J=J_{C0}$) between the DT and STT due to which \vec{M} precesses along \hat{z} with a constant precessing angle [102]. (e) When $J > J_{C0}$, due to large current, magnetization reversal of the FL takes place, in which \vec{M} switches AP to the applied magnetic field [102].

fixed average angle in response to the applied current. In this case, the energy gained from STT during each precession cycle is balanced by the energy lost in the DT term.

- (iv) In other scenarios, if the applied current exceeds critical current, i.e., $J > J_{C0}$, the STT term continuously increasing and becomes significant than the DT term. The ever increasing precession angle becomes large enough to 180° , and the magnetization of the FL switch opposite to the RL, meaning \vec{M} is reversed to \vec{H}_{eff} (Fig. 12 (e)).

A similar explanation can be made for AP to P state switching. The above explanation is made by neglecting the MA, but it is still valid for the sample with material anisotropies [102]. Further, the switching speed of the MTJ depends on the duration and amplitude of the applied current pulse used in the STT mechanism [112]. Three different switching regimes were reported based on the range of the width of the applied current pulse (Fig. 13) [98]. To understand the effect of current pulse width (τ) in these switching regimes, we reinvestigated the switching current density equations reported by Raychowdhury et al. [113]. Eqs. 17, 18, and 19 represent

the switching current densities for Precessional switching (PS) regime, Thermal activation (TA) regime, and Dynamic reversal (DR) regime respectively [113], [114],

$$J_{c,PS}(\tau) = J_{c0} + \frac{C \ln\left(\frac{\pi}{2\theta}\right)}{\tau} \quad \text{for } (\tau < 3ns), \quad (17)$$

$$J_{c,TA}(\tau) = J_{c0} \left(1 - \frac{k_B T}{E_b} \ln\left(\frac{\tau}{\tau_0}\right) \right) \quad \text{for } (\tau > 10ns), \quad (18)$$

$$J_{c,DR}(\tau) = \frac{J_{c,TA}(\tau) + J_{c,PS}(\tau) \exp(-A(\tau - \tau_c))}{1 + \exp(-A(\tau - \tau_c))} \quad \text{for } (3ns < \tau < 10ns). \quad (19)$$

Here, $J_{c,PS}(\tau)$, $J_{c,TA}(\tau)$ and $J_{c,DR}(\tau)$ are the switching current densities for PS, TA, and DR regimes, respectively. k_B is the Boltzmann constant, T is the temperature, E_b is the thermal energy barrier, J_{c0} is the critical current density, τ is the write time, Δ is the stability factor ($\Delta = \frac{E_b}{k_B T}$ should be greater than 60 for NV applications), θ is the angle between FL and RL and τ_0 is the inverse of attempt frequency. Here $A (>0)$, C and τ_c are the fitting parameters. The following analysis can be made from Eqs. 17, 18, and 19,




FIGURE 13. A plot between the average switching current density vs. applied current pulse width from ref. [98]. Three regions; PS with red color ($\tau < 3ns$), DR with green color ($3ns < \tau < 10ns$), and TA region with blue color ($\tau > 10ns$) are shown using ref. [113]. The two regimes ($J > J_{C0}$) and ($J < J_{C0}$) have been well studied, but the DR region with the least information have shown a great potential for practical realization of NV memory [111], [115], [116].

- (i) If the applied current density $J > J_{C0}$, PS contributes to magnetization reversal. The write pulse needed for this switching regime is $\tau < 3ns$ (Eq. 17). Katine *et al.* reported the switching time 5-20ns at room temperature [112].
- (ii) If the current density $J < J_{C0}$, the magnetization reversal is still possible by the thermal activation (Eq. 18). The write current pulse needed in this region is ($\tau > 10ns$), but the switching speed will be low. Thus there is a trade-off between the switching speed and current density.

The two regimes $J > J_{C0}$ and $J < J_{C0}$, have been well studied, but the in-between region, i.e., the DR region, is difficult to model [115]. Unlike the other two regimes, there is no explicit formula for dynamic reversal. However, the DR region combines both PS and TA switching in the nanosecond regime, as represented by Eq. 19. It is a very small region ($3ns < \tau < 10ns$) used for practical application. The operating speed in this region corresponds to the realization of STT-MRAM [116].

STT switching mechanism easily adopts the scaling trends; hence high density can be achieved. The STT-MTJ cell area is significantly lesser than that of FIMS and TAS cells. Moreover, the magnitude of the switching current can be reduced, which results in low power consumption. The expression for average critical current for pMTJ is given by Eq. 20 [117],

$$I_{C0} = \alpha \frac{\gamma e}{\mu_B g} M_S H_K V. \quad (20)$$

Here α is the damping constant, γ the gyromagnetic constant, e is the magnitude of electron charge, μ_B is the Bohr magneton, V is the volume of the FL, and g is the spin polarization efficiency factor, also known as Lande factor. Further, g is determined by the spin polarization (P) and the

angle between FL and RL magnetization directions. Switching delay or average switching time (AST) of pMTJ is given by Eq. 21 [118], [119],

$$\langle \tau \rangle = \left[\frac{C + \ln(\pi^2 \xi / 4)}{2} \right] \frac{em(1 + P_{ref} P_{free})}{\mu_B P_{ref} (I_{write} - I_{C0})}. \quad (21)$$

Here C is the Euler's constant, ξ is the activation energy, μ_B is the Bohr magneton, e is the magnitude of the electron charge, m is the magnetic moment of FL, and P_{ref} , P_{free} are the tunneling spin polarizations of the RL and FL. It is clear from Eq. 21 that the pMTJ switching speed depends on I_{write} and I_{C0} . Increasing the I_{write} and decreasing the I_{C0} both will contribute to bring down the switching delay, which elicits the methods to optimize the trade-off between area and speed of STT-pMTJ [120]. Another important factor in STT-pMTJ is thermal stability, which is defined by Eq. 22 [117],

$$\Delta = \frac{E_b}{k_B T} = \frac{K_{eff} V}{k_B T}. \quad (22)$$

Here, E_b denotes energy barrier similar to in Eq. 18, K_{eff} is the effective MAE constant and is given by $K_{eff} = E_b/V$, T is the absolute temperature and k_B is the Boltzmann constant. From Eqs. 20 and 22 it is clear that I_{C0} and Δ are directly proportional to the device dimension, hence as technology scales down, K_{eff} should be changed to a higher value to maintain 10-year retention against thermal fluctuations [121]. iMTJ devices have an elliptical shape (Fig. 8 (c)) whereas pMTJ is circular (Fig. 8 (d)); hence pMTJ devices are easy to manufacture compared to iMTJ devices. Further to cancel the demagnetization field, I_{C0} in pMTJ is lower than iMTJ. Due to less I_{C0} and less area compared to iMTJ, pMTJ devices are considered prominent candidates not only to be used in high-density NV memory devices but also in hybrid circuits [15], [24], [99].

D. SHE

There are various Hall effects, but we would like to distinguish among the normal Hall effect (NHE), anomalous Hall effect (AHE), and pure spin Hall effect (PSHE) [7].

1) NHE

It was discovered by Edwin Hall in 1879 [122] and is widely used today to find the carrier concentration or types of polarity (whether n-type or p-type) of semiconductor material. Consider a solid conductor (or semiconductor bar) is placed in a z-direction magnetic field of flux density $B_z (= \vec{B} \cdot \vec{a}_z)$ (Fig. 14 (a)). Assume the electric field (\vec{E}) is applied in the -y-direction (i.e., the direction of the charge current), so from theory, electrons are assumed to move in the y-direction. Meanwhile, scattering causes a frictional force which opposes the force due to \vec{E} . Under the steady-state, when the two forces balance, the electrons move with constant velocity in the y-direction, and this velocity is known as drift velocity (\vec{v}_{drift}). This model is known as the Drude model of electrical conduction [123]. Due to the presence of both \vec{E} and \vec{B} , the electrons will experience a Lorentz




FIGURE 14. (a) A semiconductor bar showing NHE caused by the \vec{E} applied along $-y$ -axis and magnetic field of flux density (\vec{B}) applied in the z -direction. Due to the charge accumulation, Hall voltage is generated, but there is no accumulation of spins due to the equal number of up and down spins. (b) FM bar showing AHE in which the Hall voltage depends on the magnetization. It is observed that due to the spin-dependent scattering (or deflection) of the charge carrier, spins start accumulating at the lateral edges, and the Hall voltage is generated. (c) A heavy nonmagnetic metal bar with strong spin-orbit interaction is used to generate pure spin current (I_s). In PSHE, due to the accumulation of an equal number of up and down spins at the opposite edges of the bar, the Hall current gets cancel, and hence no Hall voltage develops. Notably, no magnetic field or magnetization is needed in PSHE. Reproduced from refs. [7] and [124].

force, $\vec{F} = -e[\vec{E} + (\vec{v}_{drift} \times \vec{B})]$ which pushes them in either $-\vec{a}_x$ or \vec{a}_x direction based on the direction of the applied magnetic field in \vec{a}_z and $-\vec{a}_z$ respectively. If the sample has boundaries, then the electrons will start piling, as shown in Fig. 14 (a), causing a charge imbalance in both the lateral edges. This charge imbalance will cause an x -directed \vec{E} and the associated potential difference is known as Hall voltage (V_H). The sign of the V_H depends on the polarity of the charge carriers, i.e., whether they are electrons or holes. The magnitude of the V_H can be given by [7], [123],

$$V_H = \frac{I_y B_z}{nte} \quad (23)$$

Here $I_y (= ntWv_y(-e))$, v_y is the drift velocity component in the y -direction, tW is the cross-sectional area, n is the charge carrier density, and $(-e)$ is the negative charge on the electron. The magnitude of V_H is directly proportional to B_z and inversely proportional to n .

2) AHE

The origin of the AHE has been a controversial topic for a long time and investigated experimentally and theoretically from time to time [124]. It is of two types, intrinsic and extrinsic AHE [7]. The scope of this article is to discuss the origin of extrinsic AHE only. In FM material, there are the majority and minority spin electrons, as discussed above, using the energy band diagram (Fig. 7). It is clear from the band diagram that the band structure of FM material is spin-dependent. Due to magnetization (\vec{M}), the majority up spins are polarized in the z -direction, and minority down spins are polarized in $-z$ -direction, which causes more electrons to scatter, and they start accumulating towards one edge of the FM bar as compared to other.

The Hall voltage is developed due to the charge imbalance between these two edges (Fig. 14 (b)). Since spin is the intrinsic property of the electron, the intrinsic imbalance of

the spin produces two asymmetric spin hall currents along the direction perpendicular to the electric field (here up current is in $-x$ -direction and down current is in the x -direction, refer Fig. 14 (b)). It is known as the extrinsic anomalous Hall effect (EAHE). The V_H is proportional to the spin polarization (i.e., the magnetization). AHE directly depends on the magnetization of the material and is often much larger than the NHE. In AHE, even in the absence of a magnetic field, if the material is magnetized, then also it can generate the V_H [124]–[126].

3) PSHE

SHE originates from the coupling of the charge and spin current (I_s) due to spin-orbit interaction and was reported in 1971 by Dyakonov and Perel [127], [128]. The term ‘‘Spin Hall Effect’’ was first introduced by Hirsch in 1999 [129]. Even in the absence of the magnetic field, it can be observed that a charge current passing through the two-dimensional electron gas (2-DEG) sample induces spin accumulation at the lateral boundaries due to the strong Rashba spin-orbit interaction [130]–[132]. Spin polarization on the boundary depends on the magnitude of the applied current, and the direction of polarized spins switched if the applied current direction is reversed. The spin up charge and spin down charge generates two types of Hall currents, which cancel each other and no V_H is developed (Fig. 14 (c)). Spin-dependent scattering keeps generating both types of I_s , as long as the spin-orbit interaction is non-vanishing even in the absence of a magnetic field. However, a spin imbalance forms just like in the case of AHE. The origin of the spin-orbit torque (SOT) generated by spin-orbit interaction is still under debate. Rashba spin-orbit interaction [130], [131], SHE [133], [134] and combination of both are the possible mechanisms for SOT [135]. To understand SHE, let us assume a heavy metal (Tantalum (Ta) or platinum (Pt)) is




FIGURE 15. The charge current (or conduction current) flowing in x-direction through the heavy metal bar produces the accumulation of up spins polarised in the y-direction, down spins polarised in -y-direction towards z and -z-axis, respectively. It can be observed that I_s is always normal to the charge current and the direction of spin polarization (here $\pm y$ -axis) of electrons. The direction of I_s is given by the Eq. 24 [89].

TABLE 1. Comparison among various Hall effects using [7].

Ordinary Hall effect	Anomalous Hall effect	Pure spin Hall effect
Magnetic field or \vec{B} is required	\vec{M} is needed	No magnetic field
Accumulation of charge, no spin accumulation	Accumulation of spins	Accumulation of spins
V_H developed	V_H developed	No V_H developed

placed, as shown in Fig. 15, in which the charge current is flowing through the x-axis. It produces an accumulation of spins on the lateral surfaces due to strong spin-orbit interaction [129], which produces the I_s normal to the direction of charge current and electron spin vector. The direction of the I_s can be given by the following relation [127], [136],

$$\vec{J}_s = \eta_{SH} \vec{J}_c \times \vec{\sigma}_{SH}, \tag{24}$$

here \vec{J}_s is the spin current density vector, \vec{J}_c conduction current density vector and $\vec{\sigma}_{SH}$ is the electron spin vector. η_{SH} is the spin Hall angle and $\frac{\hbar|\vec{J}_s|}{4\pi e}$ is the magnitude of spin current density. \vec{J}_s generated along the z-axis is dissipationless [7], so $\vec{J}_s \cdot \vec{E} = 0$. Here \vec{E} is the electric field in x-direction. It is clear from Fig. 15 that the SHE effect can be used to generate pure I_s and is also known as PSHE. This idea is further used in three terminals SHE device for switching the magnetization of FL. Table 1 summarizes the comparison among various Hall effects.

CMOS/MTJ hybrid circuits developed using a two-terminal MTJ device based on the STT switching mechanism suffers from reliability issues. It is because of the accidental writing that occurs during the reading process. Since STT-MTJ is

a two-terminal device, MTJ reading and writing paths are the same. A low magnitude current is needed as read current, whereas a higher magnitude current (above the critical current) is used as write current. But due to low TMR and thermal noise, there is a high probability of writing the STT-MTJ during the reading process [99], [137]. A three-terminal MTJ device that works on SHE based switching mechanism is shown in Figs. 16 (a, b) [137]. The heavy nonmagnetic metal layer of Tantalum ($\beta - Ta$)/Platinum (Pt) with a large spin-orbit coupling parameter is stacked below the FL. In the three-terminal SHE-MTJ device, the write and read operation path are different; hence in principle, read disturb faults (i.e., accidental writing while reading) do not occur (Fig. 16 (c)). Although there is an increase in the area, it improves the MTJ in various aspects [138]. It has also been observed that by reducing the thickness of the Ta layer, the switching current can be reduced by one order of magnitude compared to the STT switching mechanism. When the charge current passes through the stripe of the heavy metal layer, electrons with different spins are scattered in such a way that up spin electrons collect at one edge and down spin electrons on another edge. Due to spin-orbit coupling, the charge current passing horizontally induces perpendicular I_s , which generates SOT in FL of iMTJ to switch its magnetization [134], [139]. A significant amount of the charge current is needed to change the magnetization of the FL. The direction of charge current also decides the direction of induced I_s . But for pMTJ device, an external magnetic field (\vec{H}_{app}) is required [140] because the direction of electron spin and the anisotropy axis are not collinear (Fig. 16 (b)). This issue can be resolved by passing the STT write current instead of \vec{H}_{app} and is known as the SHE-assisted STT switching mechanism [141], which has been discussed broadly in the next subsection. A simple way of generating the \vec{H}_{app} is by just attaching a permanent magnet to the device. But attaching a permanent magnet




FIGURE 16. Magnetization switching of FL using SHE. (a) In iMTJ the sufficient I_s (z-direction) is able to switch the magnetization of FL [134], [139], (b) while in pMTJ, H_{app} is needed through terminal T_2 to T_3 in addition to I_s [140]. (c) SHE-MTJ structure with terminals T_1 , T_2 , and T_3 highlighting separate write (T_1 to T_3) and read path (T_2 to T_3) [9], [140].

seems undesirable for practical reasons. A magnetic field reduces the energy barrier between the stable magnetization, which can directly affect the thermal stability of the device. But in all the cases H_{app} required for switching will increase the complexity of hybrid CMOS/MTJ circuits.

Few studies claimed the perpendicular magnetization switching of MTJ by strong SOT in the absence of H_{app} [142]–[146]. H_{app} can be eliminated by doing the engineering in the device structure. Yu *et al.* reported a heterostructure device, Ta/CO₂₀Fe₆₀B₂₀/TaO_x (fabricated the layers from bottom to top order such as nonmagnetic heavy metal/ferromagnetic (FM)/ insulator) by introducing a lateral structural asymmetry. When an in-plane current flows in these structures, the thickness of the insulator layer, which reduces from one end, gives rise to a new field-like SOT component [142]. Similarly, You *et al.* fabricated a heterostructure stack of Ta/CoFeB/MgO in which the CoFeB (FM) layer is reduced to one end to tilt the MA slightly from the perpendicular direction of the film [143]. Tilting the MA from a perpendicular direction emulates the effect of a magnetic field, which can affect the thermal stability. From the design of the hybrid CMOS/MTJ circuit perspective, both the structures are undesirable from a technological point of view. First, it needs the complex fabrication process, which can accurately control the continuous variation of the insulator or FM layer to develop the tapered structures. Another concern is the scaling of these tapered structures limits their use for hybrid circuits. Further, Kazemi *et al.* proposed a theoretical device comprising of Pt/Co/AlO_x layers respectively and named it as all-spin orbit perpendicularly magnetized (ALPE) device [144]. Compared to the above-discussed devices, they did not use any tapered structure, and the materials used by them were similar to the conventional spin-orbit device. ALPE device enhances the switching energy-time product by two orders of magnitude as compared with STT switching based perpendicularly magnetized devices.

E. SHE-ASSISTED STT SWITCHING MECHANISM

In pMTJs, torque at the start of the event is zero as both magnetic orientations of FL and RL are collinear because of their stable states. Reversal of the magnetic orientation of FL depends on the random fluctuations in order to disturb this




FIGURE 17. Magnetization trajectories reported by Brink *et al.* in STT, SHE, and STT+SHE switching mechanisms with applied current pulses of \vec{J}_{STT} , \vec{J}_{SHE} and $\vec{J}_{STT} + \vec{J}_{SHE}$ respectively. Reproduced from ref. [141], with the permission of AIP Publishing.

initial alignment, which can take several nanoseconds [147]. This delay is called incubation delay, and it not only slows down the MTJ switching significantly but also contributes to the reliability issues [141]. In order to compensate for this, the strength of the switching current can be increased, but it will lead to more power dissipation in the writing circuit. Further, increasing the switching current increases the risk of dielectric breakdown in MTJ devices. SHE-assisted STT switching mechanism (STT + SHE) is experimentally demonstrated by various groups to overcome the incubation delay [133], [134], [141]. This method needs two switching currents (\vec{J}_{STT} for STT and \vec{J}_{SHE} for SHE) to switch the state of the FL. Van den Brink *et al.* studied the magnetization reversal process under device properties, current density, and applied pulse time. Following points can be noticed from their particular simulation (Fig. 17) [141],

- i. The incubation delay is highest, and the switching delay is 8ns for conventional STT switching mechanism using $\vec{J}_{STT} = 2 \text{ MA/cm}^2$.
- ii. For SHE switching mechanism using $\vec{J}_{SHE} = 30 \text{ MA/cm}^2$ with a pulse duration of 0.5 ns, an immediate and significant effect on magnetization is observed.
- iii. For SHE-assisted STT switching mechanism, by combining \vec{J}_{STT} and \vec{J}_{SHE} , switching delay is 2ns with complete elimination of incubation delay.




FIGURE 18. 3D view of pMTJ switched by SHE-assisted STT switching mechanism. FL and a heavy metal layer are in contact with each other. Assume the pMTJ is in AP state (RL pointing in the z-axis, FL is in $-z$ -axis). Passing the I_{SHE} current along the x-direction through terminal T_1 to T_3 of heavy metal layer generates I_s to z-direction with spin-polarized along the y-axis (red color). When I_s enters the FL layer, it rotates the magnetization direction of the FL layer to the y-axis; simultaneously, an additional I_{STT} current is passed from terminal T_2 to T_3 through MTJ. The electrons spin-polarized by RL in the z-direction tunnel through the barrier apply torque in FL and rotate the FL layer's magnetization from y to the z-axis [148].

To keep the continuity of this section, we have revisited the discussion on SHE from the previous section. SHE is one of the mechanisms which is used to switch the state of iMTJ by injecting I_{SHE} in hall material. But an \vec{H}_{app} is required in pMTJ to switch the state of MTJ (Fig. 16 (b)). In SHE-assisted STT switching, this \vec{H}_{app} is eliminated by passing STT current (I_{STT}) pulse [148]. To understand SHE-assisted STT switching, assume the pMTJ is in AP state (Fig. 18). When I_{SHE} passes through the heavy metal along the x-direction, spin up current (I_s) is generated along the z-axis. I_s is always normal to I_{SHE} and the direction of its spin polarization that is along the y-axis [134]. When I_s enters into FL, due to spin-orbit coupling it exerts a torque called SOT, which shifts the initial magnetization direction of the FL from $-z$ -axis (Fig. 18) to the x-y plane in the y-direction. At this moment, I_{STT} is applied along with the T_2 - T_3 terminal, which generates z-direction spin-polarized electrons. These spin-polarized electrons tunnel through the barrier and push the magnetization direction of the FL from the y-axis to be changed in z-direction. A similar explanation can be used to switch from P state to AP state.

F. VCMA

VCMA is the recent development that is used to switch the state of the MTJ by applying the voltage across its terminals [149], [150]. Charge starts accumulating or depleting at the metal barrier interface based on the electric field generated by the applied bias voltage (V_{app}). It modifies the spin-orbit interaction at the interface and changes the MA. The reduced MA enables the capability of magnetization switching of MTJ with low power dissipation [151]. It motivated the researcher to develop hybrid circuits [152], [153] and NV memory [154], [155] using this mechanism. The first experiment to observe the properties of FM materials by applying the electric field was observed by Ohno *et al.* in 2000 [156]. Further experiments were carried out using

electric field switching of pMTJ by stacking of various FM layers. The switching characteristics were observed with the thickness variation of the barrier and the effect of anisotropy [80], [81], [157], [158]. Assume the two stable magnetization states in pMTJ are separated by an energy barrier (E_b) (Fig. 3d). Here, E_b determines the thermal stability of pMTJ and is a function of V_{app} (Fig. 19 (a)), which can be positioned accordingly, as shown in Fig. 19 (b). It can be represented mathematically using Eq. 25 [159],

$$E_b(V_{app}) \approx \left[K_i(V_{app}) - 2\pi M_s^2 (N_{demz} - N_{demx,y}) t_f \right] A. \quad (25)$$

Here notations are similar as used in the subsection ‘‘Interpretation of magnetic anisotropy’’. $N_{demx,y}$ is the geometry dependent demagnetization factor in in-plane direction and N_{demz} is along the perpendicular direction. A is the area of the FL in pMTJ. Thermal stability (Δ), an important factor, determines the data retention capability is directly related to the reliability of the pMTJ and can be obtained from Eq. 22 [159],

$$\Delta = \frac{E_b}{k_B T} = \frac{M_s H_{K_{\perp, eff}} V}{2k_B T} = \frac{\left[K_i(V_{app}) - 2\pi M_s^2 (N_{demz} - N_{demx,y}) t_f \right] A}{k_B T}. \quad (26)$$

Now assuming $N_{demx} = N_{demy}$ for circular shape pMTJ (Fig. 8 (d)) and if FL is much thinner than the lateral dimension of the pMTJ, then $N_{demx} = N_{demy} = 0$, $N_{demz} = 1$ [159] and Eq. 26 can be approximated as,

$$\Delta = \frac{\left[K_i(V_{app}) - 2\pi M_s^2 t_f \right] A}{k_B T}. \quad (27)$$

Substituting $K_i(V_{app})$ from Eq. 10 to Eq. 27, we have [82],

$$\Delta(V_{app}) = \frac{\left[K_i(V_{app} = 0) - \frac{\xi V_{app}}{t_{ox}} - 2\pi M_s^2 t_f \right] A}{k_B T} = \Delta(0) - \frac{\xi V_{app} A}{k_B T t_{ox}}. \quad (28)$$

Here $\Delta(0)$ is the thermal stability factor under zero bias voltage, k_B is the Boltzmann constant, and T is temperature. At the critical point, the energy barrier vanishes ($\Delta(V_{app}) = 0$) and critical voltage (V_{crit}) can be obtained by setting Eq. 28 to zero [160],

$$V_{crit} = \frac{\Delta(0) k_B T t_{ox}}{\xi A}. \quad (29)$$

VCMA assisted switching can be obtained using a precessional and thermally activated regime for both iMTJ and pMTJ [161]–[163], but we have restricted our discussion to pMTJ only. When a positive voltage is applied across the terminals, as shown in Fig. 19 (a), $K_i(V_{app})$ will be reduced (refer Eq. 10), which lowers the E_b . When it is equal to or greater than V_{crit} , the barrier disappears completely, and a new minimum will form in the in-plane direction. In this case, the magnetization of the FL becomes unstable and




FIGURE 19. (a) A cross-sectional view of the VCMA assisted pMTJ device. (b) VCMA induced switching mechanism showing the energy barrier diagram for various scenarios of the applied voltages using ref. [160]. E_b between two stable states is eliminated by high positive voltage ($V_{app} \geq V_{crit}$), E_b is lowered by comparatively low positive voltage ($0 < V_{app} < V_{crit}$), E_b is enhanced by negative voltage ($V_{app} < 0$). Reproduced from ref. [160].

precessionally oscillates between P and AP states. When the magnetization is precessing to the in-plane direction, MTJ switching can be obtained by the proper timing of the magnetic dynamics. If $0 < V_{app} < V_{crit}$, then barrier is lowered but not completely eliminated as in precessional switching.

Due to thermal activation, the position of the barrier may vary, but it will not be significant enough to switch the magnetization alone. When the barrier is lowered down, an additional magnetic field or charge current is required to overdrive it, while in case of precessional switching, precise control of voltage pulse duration is needed. In general, the timing of the write pulse should be at half of the precession cycle; otherwise, a full precession cycle returns to no change in the magnetization of the initial state. It is similar to the toggling scheme in which after each write pulse, the state of magnetization keeps changing, and we don't know the final state of magnetization. Hence before writing the information, it is needed to read the state whether the state is P or AP, and then the write pulse is applied to change the magnetization. Precessional switching is faster than thermally activated switching [160] and can achieve a GHz rate with a limited voltage pulse [159]. While for negative applied voltage ($V_{app} < 0$), E_b increases, which makes the FL difficult to switch [159]. The requirement of pulses (voltage or current) used in various techniques of VCMA assisted switching strategies have been discussed in Appendix A.

MTJ writing can be effectively accomplished either by using STT, SHE, or by the combination of both as discussed. In STT and SHE switching mechanisms, dynamic power and the delay for the writing process is relatively larger compared to the volatile CMOS based flip-flops and needs

improvements to avoid degradation in the performance [152]. Recent experiments revealed a significant improvement in dynamic power dissipation and the write delay of MTJ using VCMA assisted switching mechanism [160], [164]. Various switching strategies like precessional VCMA, precessional VCMA-assisted STT, thermally activated VCMA-assisted STT, and precessional VCMA-assisted SHE switching mechanisms, etc. have been reported. But among all, precessional VCMA-assisted STT has proved to be more efficient [76], [152], [160] in performance and energy-efficient operations.

IV. A BRIEF HISTORY OF MTJ DEVICE MODELING

Modeling of spintronic devices has been growing rapidly in the last decades and an emerging area of research. Slonczewski proposed his idea of magnetic hysteresis in the confidential research memorandum of IBM in 1956, which was published later in 2009 [165]. The reported work proclaimed its use in developing NV memory array and a variety of NV logic functions. Several research groups had developed three dimensional, continuous-time models for magnetization dynamics [166]–[168], but these models are proprietary, and the papers do not reveal which languages or simulator tools were used. Early modeling work to support spintronic elements and circuits has mostly consisted of a quasi-static Simulation Program with Integrated Circuit Emphasis (SPICE) models, which uses electrically equivalent circuits and behaves like the magnetoresistive junction. Some models are state-driven, such that when certain physics-based conditions are met, a magnetization change takes place. Das and Black reported Hewlett Simulation Program with

Integrated Circuit Emphasis (HSPICE) models for a spin-valve made of voltage-controlled resistors, current sources, and voltage sources. It was the first generalized circuit macromodel for a pinned spin-dependent tunneling devices. This model accurately represents the nonlinear and hysteresis behavior of the spin valve and verified by simulating the memory circuits [169]. The same group also reported the first universal circuit macromodel for giant magnetoresistance (GMR) in 2000. The model was flexible and relatively simple, behaving accurately the nonlinear and hysteresis behavior of GMR [170]. MTJ macromodel, applicable to an HSPICE circuit simulator, was developed by Lee *et al.* [171]. It was realized as a five-terminal subcircuit that reproduced the characteristics of an MTJ; hysteresis, asteroid curves with thermal variation, and the resistance–voltage curve [171]. Modeling of MTJ has been grown rapidly since then, and there are various other models reported in the last decades [120], [172]–[180]. In 2007, the SPINTEC library reported C compiled MTJ model (but models were not published), which was verified using the Cadence Spectre simulator. Hybrid CMOS/MTJ circuits were developed using this model [92]. Harms *et al.* reported the SPICE macromodel of MTJ using the STT mechanism [181]. The model was characterized by hysteresis bias voltage dependence of the resistance and the critical switching current versus the critical switching time. The model was designed to work over a wide range of operating conditions. Further MTJ based D flip-flop was developed for model verification, but the model had wide applications too.

HSPICE/SPICE is an industry-standard simulator, but the biggest advantage of Verilog-A/AMS (Analog and mixed-signal) and VHDL (Very high-speed integration circuits hardware description language)-AMS over SPICE model is its flexibility, improved readability, modularity, integration of the model in any design flow, etc. These languages provide high compatibility with different dimensions of CMOS design kit using the Cadence tool. The physics-based mathematical model of spintronic devices can be developed using these languages, and if there are any improvement reports in the literature, the model can be updated just by adding or deleting some terms in the equations [182]. Using these ideas, many MTJ models have been reported timely. Kammerer *et al.* reported a compact MTJ model using VHDL-AMS language. This model was developed based on the S-W model and claimed to be the first compact model, which includes the vectorial aspect of the magnetic field [183]. Madec *et al.* developed a continuous 3D model using the VHDL-AMS language in which the magnetization switching takes place using the STT mechanism [184]. Later, Faber *et al.* developed the dynamic STT-MTJ model by including the switching probability and thermal effects. The code was written using Verilog-A language and implemented on the Cadence Virtuoso platform [185]. A new VHDL-AMS MTJ model description has been reported by Madec *et al.* in June 2010, but the code was not published [186]. The two important advantages of the model are that it includes all

the first-order effects and uses physical parameters instead of fitting parameters. A 3D continuous-time model using Verilog-A for STT-MTJ has been reported by Linda E in her Ph.D. thesis for the use of industry-standard simulation tools [187].

Zhao *et al.* developed an electrical static macromodel of CoFeB/MgO/CoFeB MTJ structure using Verilog-A language, which has a good TMR ratio and switching performance [188]. Later the static, dynamic, and stochastic behaviors are integrated into the physical model. Many experimental parameters are directly included to improve the agreement of simulation with experimental measurements [120]. Despite the excellent potential in an STT-MTJ, the device performance is limited by considerable reliability issues such as process variations, stochastic switching, temperature fluctuation, and TDDB. TDDB is a mechanism to determine the MTJ lifetime and depends on the polarity of applied voltage, thickness variations, and other process induced damages [189]. pMTJ having an oxide barrier of size less than 1 nm designed to transmit a high-density spin-polarized current ($>1 \text{ MA/cm}^2$) can cause dielectric breakdown due to self-heating, which can generate a functional error in the hybrid CMOS/MTJ circuits [117], [190]. Wang *et al.* proposed a compact model of MTJ by incorporating the phenomena of dielectric breakdown of the MgO barrier with STT stochastic behavior in which technical variations and temperature evaluation are integrated [36]. In this model, they could not include the effect of the current pulse width on the dielectric breakdown. Further, they reported an updated SPICE compact model by considering the temperature variation and its effect on performance in 2015 [191]. An MTJ SPICE compact model, including the TDDB mechanism, has been developed in 2016 [192]. It has been observed that this TDDB behavior is asymmetric for both up and down currents [193]. In a hybrid CMOS/MTJ design, the resistance of the MTJ should be comparable with the resistance of the transistor over which the MTJ has been fabricated. To get a lower resistance, the thickness of the MgO tunnel barrier of the MTJ should reduce but meanwhile, it should be capable of bearing the high current needed for the STT mechanism, which generates considerable potential across the MTJ [192]. Several experiments have been performed to understand this behavior [194]–[196]. Thus, a timely, updated, thorough MTJ model is required. Field and voltage dependence, Ramped voltage breakdown, time-to-failure, temperature evaluations, area scaling, technical variation, and TDDB probability, etc. should be included in the model to design the reliability-aware hybrid circuits.

V. RELIABILITY OF HYBRID CMOS/MTJ CIRCUITS

This section explores the reliability issues of hybrid circuits. Reliability aware device simulation is an integral part of the design process which decides the success of the system. Reliability aware simulators are needed, which can simulate the stochastic behavior of MTJ. While at the device level, a compact physics-based MTJ model is required, which can




FIGURE 20. Traditional failure rate bathtub curve used for reliability analysis. Arrow indicates the direction of failure rate in all the regions with time (axes are not in scale) [197].

cover the magnetization dynamics, stochastic behavior, and reliability issues. These mechanisms are modeled throughout the complete design process so that the device can work up to its specified time duration without any distortion. The failure rate of hybrid circuits can be explained using the traditional bathtub curve (Fig. 20) used for reliability engineering [197]. It gives the type of failures once the product reaches the customer. The curve has three distinct regions depending on the variation of failure rate with time [197]–[199].

- (i) Extrinsic region (region 1)- also known as early life or infant mortality period. At time $t = 0$; when the customer first starts using it, the high failure rate can be noticed. It is due to the manufacturing defects which could not be identified during the test.
- (ii) Intrinsic region (region 2)- most of the circuits are designed to operate in this region. Here, one of the reasons can be thermal over-stress since the device is used for a longer duration. In this region, the failure percentage is low and constant over a long period of time.
- (iii) Wear out (region 3)- this is the last phase of the circuit lifetime, where the circuit fails due to aging effects on the device. The change of the device characteristics is due to electrical stress.

Scaling the device [200] impacts the device reliability significantly. Scaling the device reduces the aspect ratio, which may cause an error in the photolithography process, resulting in a defective fabricated device. Further scaling the device dimension may also have a degrading effect on shrinking the gate dielectric of the MOSFET or MTJ barrier layer. A thin barrier layer will suffer from a higher leakage current as compared to a thicker one under the same bias voltage. Once the device is manufactured and has been used in a circuit for a longer time, there are still chances of changing the device characteristics due to electrical stress, and in the worst case, it can cause failures. This effect is called the aging effect. A framework in the simulator must be included which can cover hot carrier degradation (HCD), both positive and negative bias temperature instability (P/NBTI), TDDDB and Electro-migration (EM), etc. [201]–[203]. The exact information of all these models is needed to accurately predict the reliability either at the device level or circuit level. Among

all, TDDDB is one of the most common reliability issues responsible for IC failure and has been extensively reported in the literature [204]–[224]. We have broadly reviewed the TDDDB mechanism in hybrid CMOS/MTJ circuits.

A. TDDDB MECHANISM

The breakdown is a physical process (or transition phase) in which the dielectric turns to be conductive rather than insulating under the applied electric field [225]. Various models have been developed to explain the lifetime of MOSFET and MTJ due to the reduction of an oxide layer, e.g., E-model, 1/E-model, Exponential $E^{1/2}$ -Model, and Power-law voltage V^N -Model [195], [225]–[228]. All these models are either electric field-based models [204]–[223], current-based models [224], [229]–[231], or combination of both current and electric field-based models [216], [232]. As various switching mechanisms are used to change the state of MTJ either by applying the I_s , external magnetic field, or by the combination of both (refer section 3). In either of the case, a large electric field is developed across the two terminals of MTJ, which forms the conductive path between FL to RL or vice versa through the barrier layer. This process could be accelerated as the thickness of the oxide layer reduces and becomes a major concern during scaling. In particular, as the oxide layer reduces, TDDDB lifetime becomes a serious concern for pMTJ than iMTJ [193]. There is a lot of controversy for the E vs. 1/E model due to the range of the applied electric field [214]. To distinguish clearly, the data must be collected over a wide range of fields. TDDDB in MTJ can be modeled using two different mechanisms; intrinsic and extrinsic breakdown mechanism, also known as E and 1/E-model, respectively [189].

1) INTRINSIC BREAKDOWN MECHANISM

In this mechanism, due to the large electric field-induced by the I_s , microscopic ohmic shorts are formed, and a rapid decrease in the electrical resistance leads to dielectric breakdown [227]. Low field (10 MV/cm) time-to-failure (TF), E-model for thin SiO_2 film is given by the relation [214],

$$\ln(TF) \propto \left[\left(\frac{H_0}{K_B T} \right) - \gamma E_{ox} \right]. \quad (30)$$

Here, H_0 is the activation energy, K_B is the Boltzmann constant, T is the temperature, γ is the field acceleration parameter and E_{ox} is the oxide field. Eq. 30 gives the mechanism, which is also known as a thermochemical model [207], [233], [234]. For the thermochemical model, they considered the dielectric as a collection of the dipole. They represented the free energy of activation using the above equation as a series expansion of E. Further, McPherson *et al.* reported the molecular origin of the thermochemical model [235], [236] in 1997. Thermochemical model predicts that $\gamma \propto \frac{1}{T}$, which in turn leads to a linear decrease in activation energy with applied electric field [214]. There are many TDDDB models which considered temperature-independent γ and a field independent activation energy. The conditions

(or equations) for a very high electric field cannot be applied for low field conditions without changing the physics of failure; otherwise, a very large scale integration (VLSI) circuits will have a strong implication. Now we will try to set the relation between RA product and breakdown voltage. The RA product of the MTJ barrier is exponentially dependent on the thickness (t_{ox}) of the device and has been well established [53]. The relation can be written as [196],

$$RA = B \exp(\alpha t_{ox}) \quad \text{or} \quad \ln(RA) = \ln(B) + \alpha t_{ox}; \quad (31)$$

Here α (unit of the inverse of length) and B are the constant. Dimitrov *et al.* [196] categorized their observation on the MgO barrier by the hard and soft breakdown. The soft breakdown is not intrinsic and happens in a small part of the device. It is due to tunnel junction imperfection, while the hard breakdown is due to the applied electric field when it reaches a critical value. For hard breakdown, when the applied electric field reaches the critical value (E_c) then the breakdown voltage ($V_{breakdown}$) = $E_c t_{ox}$ [196]. Thus eq. 31 can be rewritten as [196],

$$\ln(RA) = \ln(B) + \alpha \frac{V_{breakdown}}{E_c}. \quad (32)$$

It is clear from the above equation that $\ln(RA)$ linearly varies with $V_{breakdown}$ for the P and AP configuration of MTJ. Dimitrov *et al.* reported a minimal change (between 0.03 and 0.05 V) in the breakdown voltage by changing the polarity of the device from P to AP. Khan [226] also reported similar values for CoFeB/MgO/CoFeB MTJ by changing the polarity of the voltage bias, but this much small voltage was not suitable for any practical applications [194].

2) EXTRINSIC BREAKDOWN MECHANISM

When large I_s is passed through the ultrathin MgO barrier layer-based CoFeB/MgO/CoFeB MTJ, the pre-existing pinholes formed by the diffusion of boron in the oxide layer start growing due to the localized heating, which leads to the dielectric breakdown. Breakdown in the thinner barrier is dominated by extrinsic mechanisms as compared to intrinsic mechanisms [227], [237], [238]. Extrinsic breakdown can be improved by reducing the roughness of the bottom electrode [227]. It is a current-driven process in which time-to-failure follows 1/E dependency due to the Fowler-Nordheim conduction with the oxide field (E_{ox}) [224], [229], [231]. The model suggests that TDDDB data can be selected in microsecond time and then be safely extrapolated back to a 10-year lifetime without the failure of physics. The model is troublesome to explain at $E = 0$ due to singularity. Since at $E = 0$, dielectric will not be degraded, and the model will fail to include the thermal (or diffusion) processes of material, cause to fail the second law of thermodynamic ($S \geq 0$). In 1963, Simmons derived a theoretical model which is widely used to find J_{jun} flowing between a similar electrode of metal separated by a thin insulating barrier [73]. It can be observed from Eq. (33) that J_{jun} depends on average barrier height (ϕ), bias

voltage (V_{bias}) and barrier thickness (t_{ox}). Here e , \hbar , and m_e are the electron charge, reduced Planck's constant and electron mass, respectively.

$$J_{jun} = \frac{e}{4\pi^2 \hbar t_{ox}} \left\{ \left(\phi - \frac{eV_{bias}}{2} \right) \times \exp \left[-2t_{ox} \sqrt{\frac{2m_e}{\hbar^2} \left(\phi - \frac{eV_{bias}}{2} \right)} \right] - \left(\phi + \frac{eV_{bias}}{2} \right) \exp \left[-2t_{ox} \sqrt{\frac{2m_e}{\hbar^2} \left(\phi + \frac{eV_{bias}}{2} \right)} \right] \right\} \quad (33)$$

J_{jun} can be easily obtained theoretically from Eq. 33 by substituting the V_{bias} , ϕ , t_{ox} , e , \hbar , and m_e . Experimentally, the J-V curve can be easily plotted by varying the V_{bias} applied on MTJ (Fig. 6(a)). Using the curve fitting, one can find ϕ and t_{ox} simultaneously [238]. Oliver *et al.* discussed the extrinsic mechanism by modeling the MTJ with a pinhole in the barrier as a tunnel magnetoresistor (with resistance R1) in parallel with an ohmic resistor (with resistance R2) [189], [227]. According to Kirchhoff's law, the total bias current (I_{bias}) passing through the MTJ can be represented as the sum of the current passing through the two parallel resistors, residual junction current (I_{res_jun}) and pinhole current ($I_{pinhole}$) (Fig. 21 (a, b)).

$$I_{bias} = I_{res_jun} + I_{pinhole} \quad (34)$$

The current passing through the residual junction can be calculated using Eq. (33),

$$I_{res_jun} = J_{jun} \times A_{res_jun} = J_{jun} \times (A_{initial} - A_{pinhole}). \quad (35)$$

Here, $A_{initial}$ is the total initial junction area before the formation of the pinhole. $A_{pinhole}$ is the area of the pinhole and A_{res_jun} is the remaining area of the junction excluding the pinhole area (or known as residue MgO barrier). Once I_{res_jun} is calculated from the Eq. 35, $I_{pinhole}$ can be calculated from Eq. 34 (since $I_{pinhole} = I_{bias} - I_{res_jun}$). Once $I_{pinhole}$ is obtained, the current density inside the pinhole is calculated as,

$$J_{pinhole} = \frac{I_{pinhole}}{A_{pinhole}}. \quad (36)$$

Oliver *et al.* reported a resistance model to calculate the effective RA product of MTJ as [239],

$$RA_{effective} = \frac{A_{initial}}{\left(\frac{A_{initial} - A_{pinhole}}{RA_{res_jun}} \right) + \left(\frac{A_{pinhole}}{RA_{pinhole}} \right)}. \quad (37)$$

Here, RA_{res_jun} is the resistance area product before the breakdown, and $RA_{pinhole}$ is the resistance area product when TMR goes to zero. Now the relation of the pinhole area can be written as [189],

$$A_{pinhole} = \frac{A_{initial} \times RA_{pinhole}}{RA_{effective}} \left(\frac{RA_{res_jun} - RA_{effective}}{RA_{res_jun} - RA_{pinhole}} \right). \quad (38)$$




FIGURE 21. (a) Schematic representation of pinhole growth based extrinsic mechanism in CoFeB/MgO/CoFeB pMTJ [227]. (b) I_{bias} is the total current passing through the MTJ, which is equal to the sum of the currents $I_{pinhole}$ and I_{res_jun} .

When pinholes are present, there will be competition between the tunneling current passing through the undamaged part of the junction and the spin-independent current shunted through the pinhole [239],

$$\frac{TMR_{effective}}{TMR_{res_jun}} = \left(\frac{RA_{effective} - RA_{pinhole}}{RA_{res_jun} - RA_{pinhole}} \right). \quad (39)$$

Here effective TMR ($TMR_{effective}$) simply follows the $RA_{effective}$, and TMR_{res_jun} is the TMR of the device before breakdown. Recently Lv et al. investigated CIMS in pMTJ fabricated with the following parameters; ultrathin (≈ 50 nm) MgO barrier, TMR = 123.9 %, RA product of $7 \Omega\mu m^2$ with $J_{C0} = 1.4 \times 10^{10} A/m^2$ and 300 nm junction diameter. They reported that breakdown in pMTJ is dominated by the extrinsic mechanism [238], as discussed by the Eqs. (34-39) [189], [239].

TDDB MECHANISM OF PINHOLE GROWTH USING ENERGY BAND DIAGRAM

The breakdown process in MTJ is characterized by increasing the bias current (I_{bias}). It has been experimentally demonstrated that below a certain bias current pinhole area is zero. As the I_{bias} increases, the pinhole area increases linearly and saturates after a critical bias current, which indicates the junction has been completely occupied by the pinhole area [189], [227], [238], [239]. The mechanism of pinhole growth can be divided into three phases,

- (i) Initially, when $V_{bias} = 0$, there is no degradation in the barrier height (Fig. 22). In phase 1, by applying I_{bias} the linear increase of voltage indicates the resistance is constant, and there is no degradation in the junction (here $I_{pinhole}$ current = 0).
- (ii) In phase 2, As I_{bias} increases significantly, the breakdown happens at a particular voltage, and this voltage is known as breakdown voltage ($V_{breakdown}$). $eV_{breakdown} > \phi$ is the condition of the breakdown, where $V_{breakdown}$ strongly depends on the barrier height ϕ (Fig. 23 (a)). With increasing I_{bias} the voltage stabilizes and keeps constant for a large current range can




FIGURE 22. Energy band diagram, when no bias voltage is applied. Here ϕ is the average barrier height, and E_{f1} , E_{f2} is the fermi levels of FM layers separated by the barrier.

be denoted as stable bias voltage ($V_{b,stable}$). It has been experimentally verified by Lv et al. [238] that $V_{b,stable}$ is always smaller than $V_{breakdown}$, which indicates that the initial breakdown is an unsteady state and moves the system to come to a steady-state (Fig. 23 (b)).

- (iii) In phase 3, after the complete breakdown of the junction (or barrier), the device performance is completely determined by the metallic pinhole formed inside the barriers. During the pinhole growth, I_{res_jun} decreases, while $I_{pinhole}$ increases (refer Eq. 34), since the pinhole current density is constant and the only way to bypass the additional current is to increase in pinhole area. Once the pinhole expands to the entire junction region, then all the current passes through the pinhole resulting in an ohmic behavior of the device.

From the above discussion, it can be concluded that the barrier height plays a vital role in barrier breakdown and can be used as a reference value to improve the breakdown performance. A more optimize and efficient method to measure the stability of MTJ under high applied bias reported by Lv et al. is to compare the barrier height rather than measuring the statistical barrier height since the latter will permanently damage the samples [238].

VI. HYBRID CMOS/MTJ CIRCUITS

There are various spintronic devices like spin-valve [240], MTJ [81], [241]–[245], ferroelectric tunnel junction (FTJ) [246]–[248], domain wall [249]–[256], Skyrmion [257]–[260] and all spin logic (ASL) devices [261]–[268], etc. have been reported in the literature. We are restricting ourselves towards the design and development of hybrid CMOS/MTJ circuits only, and the discussion on other hybrid circuits are out of scope for this article. In hybrid CMOS/MTJ circuits, MTJ is used due to its important feature of logic computation and nonvolatility, i.e., storing the data for a longer duration even if the power is switched off. Alternatively, it consumes zero static power and has an instant ON-OFF feature, makes it one of the promising candidates for developing the revolutionary STT-MRAM memory as well [24], [41], [43], [98], [116]. The von-Neumann concept was developed in 1940 when the first electronic computers were built [269]–[273]. In traditional von-Neumann architecture, the logic and memory blocks are kept separated, and the communication between them is set up by global




FIGURE 23. (a) Schematic representation of the unsteady state of MTJ pictured as in ref. [238]. It is clear that the breakdown to happen, $V_{breakdown}$ must be greater than $(\frac{\phi}{e})$. Higher barrier height needs a larger barrier breakdown voltage. J_{jun} is the direction of tunneling current density (green arrow) while electrons are moving in the opposite direction (blue arrow) (b) Represents the steady-state of the MTJ during the breakdown, here $V_{b,stable}$ is equal to $(\frac{\phi}{e})$. Reproduced from ref. [238].




FIGURE 24. (a) Von-Neumann architecture showing the logic and memory block placed separately over the silicon layer. The area occupied by the logic and memory block is $X+Y$, and the interconnect facilitates communication between them [29]. (b) In general, LIM structure developed using logic, and MTJ blocks reduce the total area to be either X or Y and the global wire interconnect length, which resolves the data transfer bottleneck between memory and logic block [29].

interconnects (Fig. 24 (a)). The major problem of this architecture is the limitation of data transfer bandwidth between these blocks and the large area occupied by them. Another issue is the static power dissipation of the logic block, which increases tremendously in deep sub-micron technology due to scaling. Global interconnects used for signals and clock are also used to drive the large circuits (or higher load) and consumes considerable power. The idea of LIM was initially proposed by Kautz in 1969 [274], and around a year later, an approach for LIM computer was reported by Stone in 1970 [275]. LIM offers the solution by placing the memory block at the top of CMOS logic (Fig. 24 (b)). The use of MTJ spintronic devices in the LIM structure provides nonvolatility, which means if a particular block is not used or it is in an idle state, the power of the block can be switched off completely. There will be almost zero static power dissipation in standby mode. As soon as the block restarts functioning, the data can be recovered instantaneously, so this approach is suitable for “instant on” and “normally off” system [30]. Another important feature is the easy integration or 3D-stacking of

the MTJ at the top of CMOS using 3D metal layers stacking, which reduces the latency and increase the integration density.

Fig. 25 (a) illustrating the separation of a processor (shown by core1 and core2) and memory blocks (shown by memory 1 and memory 2) using von-Neumann architecture. In the growing phase of LIM, the logic blocks were placed near to memory in a 2D plane or by 3D stacking of more memory block above the logic block without reducing the memory access [23], [276]–[279]. This approach is known as logic-near-memory (LNM) (Fig. 25(b)) and seems to be very similar to LIM. LNM can reduce communication bottleneck between logic and memory [280]. Still, the only difference is that in LIM structure, the innovative computing architecture reduces the global routing and data transfer time between memory and logic block (or reduces the number of access from memory blocks) by the integration of MTJ with CMOS logic (Fig. 25 (c, d)). Various similar kinds of technology are reported in the literature and have been named differently [281]–[283]. Other than that, attempts




FIGURE 25. (a) A conventional von-Neumann architecture, where core1 and core2 are kept separately to memory 1 and memory 2. (b) An initial phase of LIM, where the logic units are added to memory 1 and memory 2 similar to LNM. (c) Another representation of LNM showing 3D stacking of memory blocks above the cores, where the base layer has been separated for visibility of cores. (d) LIM structure in which LIM cores are distributed all around the die, here the memory and logic are on the same die with the smallest grain. Reproduced using the refs. [276] and [281].

are being made to develop novel spintronic based reconfigurable logic-memory devices [284]–[287]. An innovative multilayer magnetic device Ta/CoFeB/MgO, which combines logic and memory operations, was proposed by Luo *et al.* in 2017. It utilizes both the AHE and negative differential resistance (NDR) phenomenon to perform the various reconfigurable logic operations. It can work at a high speed of GHz range with low energy consumption and expected to break the bottleneck of conventional von-Neumann architecture [285]. At the time of writing this article Pu *et al.* reported the new magnetic logic-memory device by coupling the AHE in magnetic material and insulator-to-metal (ITM) transition in Vanadium dioxide (VO₂). Their device showed an improvement in switching speed (switching time of 1 ~ 10 ns) with high reliability and a low magnetic field (<20 mT) [286]. Recently, Rectified-tunnel magnetoresistance (R-TMR) is another novel device fabricated by integrating PMA double interface MTJ and Schottky diode for in-memory computing (IMC). This work is expected to promote more practical applications of R-TMR based spintronic devices for IMC [287]. Other than that, few unconventional spintronics paradigms, e.g., reservoir computing, probabilistic computing, and memcomputing, etc. are also emerging [288].

Fig. 26 represents the schematic of the hybrid circuits based on LIM architecture [31], [99], [289], [290]. Three main components of this architecture are,

- (i) *Read circuit*- Sense amplifier is a read circuitry which is used to read the data stored in the pair of MTJ. In general, the pair of MTJ is in opposite nature means either AP-P state or vice versa. Hence an MTJ can be modeled as a nonlinear resistor [29], [291]. Reading operation is possible only due to the inherent property of the MTJ, i.e., AP resistance is always larger than the P resistance.

A wide variety of sense amplifiers, for e.g., dynamic current-mode sense amplifier [290], SRAM based sense amplifier [292], and a precharge sense amplifier (PCSA) [293], have been reported in the literature. The basic idea behind all the current-mode sense amplifiers is to measure the difference of the current passing through two branches in which the pair of MTJ is connected in parallel. A significant amount of the difference of current in both the branches are needed to read the signal without distortion. I_L current in left branch and I_R current in the right branch directly depends on the sum of the total resistance of nMOS logic trees and MTJs associated with each path. As the resistance difference of the MTJ is directly related to the TMR ratio, higher TMR is always needed for the faithful operation of hybrid CMOS/MTJ circuits. This characteristic helps to integrate MTJ with the current-mode sense amplifier [294] that detects the MTJ state and amplify the output to state the proper logic. PCSA consists of seven MOS transistors and is capable of reading the state of a pair of MTJ in very less time ≈ 200 ps. Specifically, the sensing reliability ($\sim 10^{-5}$), sensing speed (~ 124 ps/bit), and sensing power consumption (~ 1 fJ/bit) were calculated by performing the simulation using a 90nm ST microelectronics design kit [293]. As the technology node is scaled down or below 40 nm, the sensing reliability becomes worse and further affects the hybrid circuits. It is due to the reduced power supply (V_{DD}) and a large number of process variations. Later a highly reliable process tolerant sensing circuit with a significant read sensing margin was reported by Kang *et al.* for deep submicron technology using the STT-MTJ model [295]. Further, the same group developed a separated precharge sensing amplifier (SPCSA), which improved the sensing reliability by 100 times of PCSA while retaining the other advantages like low power and higher speed [296]. But it still suffers from the sensing margin




FIGURE 26. Generic LIM architecture to develop the hybrid CMOS/MTJ circuits. Here nMOS logic tree block contains nMOS transistor while the NV logic block contains MTJs. A writing circuit block generates enough I_{write} to write the data in MTJs. R_L and R_R is the sum of total resistance due to the resistance of the nMOS transistor and the MTJs in the left and right branch, respectively. MTJ is used for both storage and logic implementation purposes. Here, A and B are assumed two logical operands of the function. Reproduced using the refs. [276] and [281].

issue affected by the process variation and can produce the sensing error. Recently Zhang *et al.* proposed the reliability enhanced PCSA (RESPCSA) to achieve a large sensing margin. The results were compared with SPCSA for 150% TMR, 10% process variation, 40 nm technology library, and using the same STT-MTJ model. They reported zero sensing error rate with a slight increase in the number of transistors, sensing energy per bit, and sensing delay, respectively [297]. Among all, the PCSA based sense amplifier became quite popular and widely used to develop the various hybrid CMOS/MTJ circuits.

- (ii) *Write circuit*- It is used to write the values in pair of MTJ. A pair of MTJ is needed to store the one-bit value, which is read later by various types of sense amplifier, as discussed above. Various write circuits have been developed to write the data values in pair of MTJ. Again the circuitry was different based on the type of switching mechanism used in MTJ [298]–[301].

A brief explanation of read/write operations of basic hybrid circuits have been discussed in Appendix B. For STT switching to take place, the average critical current (I_{C0}) required to be in the range of $I_{C0} < 50\mu A$ for 28nm technology [302]. 4T and 8T writing circuits have been reported in the literature [99], [302] according to the requirement of bidirectional write current (I_{write}). 4T write circuit is the simplest, while 8T write circuit generates the larger I_{write} and the smallest delay. All the hybrid circuit suffers the long writing delay, an obstacle to operating with higher clock frequency operation. From a circuit perspective,

- Increase in supply voltage ($V_{DD,write}$) of the writing circuit increases the write current, which decreases the write delay but impacts the power dissipation, since $P \propto V_{DD,write}^2$. However, $V_{DD,write}$ is always kept at higher

voltage compared to supply voltage of sense amplifier (V_{DD}) (refer to Fig. 26).

- As all the write circuits are build using nMOS and pMOS transistors, so the magnitude of I_{write} is inversely proportional to the width (W) of the transistors [303]. Hence an increase in W increases I_{write} and improve the writing delay at the cost of area overhead.

An appropriate novel write circuit needs to be developed, which produces large I_{write} , less power dissipation with improved writing delay, and minimum area.

- (iii) *Logic network*- It plays a significant role in implementing the logic function. Any function can be implemented using the volatile nMOS logic tree and non-volatile MTJs. All the input variables of the functions are given as input to the nMOS transistors and MTJs. Due to its inherent nature of nonvolatility and the different resistance value for both P and AP states, an MTJ is used for input logic variable and also store the data for a longer period even if the power is switched off. The nMOS transistor is switched ON (if $V_{gs} > V_t$) for $A = 1$, and its ON resistance, $R_{on} \approx K\Omega$. The nMOS transistor is switched OFF ($V_{gs} < V_t$) for $A = 0$, and its OFF resistance, $R_{off} \approx G\Omega$. While the state of the MTJ is represented by R_P or R_{AP} corresponds to logic operand $B = 1$ or 0, respectively (Fig. 26). In general, ON resistance of the NMOS is less than P state resistance of the MTJ; $R_{on} < R_p$. While OFF resistance of the NMOS is more than the AP state resistance of MTJ; $R_{off} > R_{AP}$. The actual value of R_p and R_{AP} depends upon TMR of the MTJ represented by Eq. 1.

Let us assume that the total resistance (resistance due to nMOS logic and MTJ) and the current flowing in the left side

and right side path is R_L, I_L and R_R, I_R respectively. The two outputs (Out and \overline{Out}) give the true and complementary value simultaneously based on the current flowing in the left and right paths. If the total resistance in the left path is more than the right path i.e. $R_L > R_R$ (or $I_L < I_R$) the right side path is faster than the left side path pulling Out node quickly to the logic '0' and \overline{Out} to logic '1'. Similarly, if $R_L < R_R$ (or $I_L > I_R$) the left side path is faster than the right side path, will pull the \overline{Out} node quickly to the logic '0' and Out to logic '1'.

Various hybrid CMOS/MTJ circuits are realized using this approach, a few of them are NV-NAND/AND, NV-NOR/OR and NV-XNOR/XOR [241], [304], magnetic flip-flops [305], [306], magnetic look up table [92], [307], magnetic full adder [31], [289], [302], [308]–[311], magnetic decoder [312], magnetic true random number generator [313]–[315], magnetic arithmetic logic unit (ALU) [316], [317] and magnetic cryptographic circuits [318] etc.. Due to high magnetic sensitivity of MTJ, hybrid circuits are further used in developing the magnetic sensors [14], [319], [320], NV-FPGA circuit [92], [321]–[330], NV-ternary content addressable memory (TCAM) memory [331]–[338], NV random access logic LSI unit [38], [339], ultra-low-power VLSI design processor [30], [38] and various other applications in the next generation computing era of Internet of things (IoT) [340]–[342].

VII. SUMMARY AND OUTLOOK

It is an extension of our previous review article, where we had reviewed various emerging spintronic devices [8]. We hope that the present article will inspire the young researchers of the various interdisciplinary area and work as an introductory reference guide for them due to its broad coverage from the device level to the development of hybrid circuits. This article is an effort toward one of the emerging low power techniques developed by the combination of MOS transistors and one of the popular spintronic devices, MTJ, due to its salient features from a circuit perspective.

Starting with MTJ construction, its high and low resistance states are discussed, which directed to use MTJ as a variable resistor that can represent the two meaningful logic states either '0' or '1' for logic computation. Following the spin polarization equation, FM and paramagnetic (or normal metals) materials are characterized by the energy level (E-K) diagram using the S-W model. TMR, a quantum mechanical effect, and consequence of spin-dependent tunneling between FM layers through the barrier layer are also represented in terms of spin polarization. High TMR is needed to read the stored data in MTJ for a reliable read operation in a hybrid circuit. An essential concept of MTJ, MA, is discussed by approximating the equation of MAE by its volume and interface contribution. A typical example of the Pd/Co multilayer consists of an ultrathin layer of Co (2-12 Å) that has been taken to understand the MA in multilayers. A plot between ($K_{eff} \cdot t$) versus (t) has been plotted. For $K_{eff} > 0, t < t_{Co}, K_i$

is more dominant than K_v ; hence PMA occurs. While for $K_{eff} < 0, t > t_{Co}$ the negative slope indicates K_v , hence IPA occurs.

MTJ writing in a hybrid circuit is a necessary process that depends on various switching mechanisms. A quite significant review of different switching mechanisms FIMS, TAS, STT, SHE, STT+SHE, VCMA is well discussed in this article. Landau–Lifshitz–Gilbert–Slonczewski equation is revisited to understand the magnetization dynamics of the FL in the STT switching mechanism. For developing the hybrid circuit, a thorough MTJ model is required, which holds almost all the characteristics and the physics of the MTJ device. Timely updation of the model is another essential requirement. Its easy integration with CMOS using EDA tools will speed up the commercialization of hybrid circuits. A small but significant section on the history and development of various MTJ model has been highlighted. Reliability being one of the critical issues of hybrid circuits, cannot be neglected, so to get a feeling, we start with the basic failure rate bathtub curve used in an IC for reliability analysis. We elaborated on both intrinsic and extrinsic breakdown mechanism and tried to interpret the physics of the E and 1/E model. To have a better understanding, the pinhole growth extrinsic mechanism has been revisited, and the corresponding energy band diagram is discussed for MTJ build of CoFeB electrodes separated by an ultrathin barrier layer of MgO. Finally, the design of LIM based hybrid circuits is discussed.

Moreover, there are various abstraction levels to reach up to system-level, but we have reinvestigated only three important perspectives from material, modeling, and circuit point of view, respectively. In brief, challenges and future prospects at each of these levels are summarised,

1. *From the material perspective-* Find the materials which have high anisotropy, lower damping constant to have better thermal stability. The goal is to achieve the 100% spin injection/detection, and much effort is needed to improve the spin injection and detection efficiency at the interface between the FM layer and tunneling barrier. Material interface properties between the FM layer and the barrier need to be explored to reduce the conductivity mismatch issue. TMR, one of the important characteristics of the MTJ, depends on the type of material used for FL, RL, and tunnel barrier. In general, crystalline MgO with band match structures is preferred over the amorphous AlO_x barrier. The highest TMR reported is 604 % at 300 K and 1144% at 5 K using CoFeB electrodes with the MgO barrier [56]. For error-free read operation in hybrid circuits, MTJ with higher TMR is required. Again MTJ using different switching mechanisms have different requirements. Particularly,

- (i) In STT switching lower threshold current I_{C0} is one of the requirements and can be achieved by using the material with low α, γ , and high g . But reducing I_{C0} corresponds

to higher speed and low power consumption during a write operation (Eq. 21). At the device level, double-barrier MTJ [343]–[345] and double-interface-MTJ, [346], [347] a variant of MTJ, reduce the I_{C0} compared to single barrier MTJ having the same device structure. The interfacial-anisotropy MTJ with double CoFeB(or FeB)/MgO interface structure achieve low I_{C0} and increases Δ by a factor of two due to an increased net anisotropy [346], and allows scaling of MTJ down to around diameter $D = 20$ nm [347]. Reducing D after 30 nm degrades Δ and limit its use, since, for non-volatility, Δ for the FL needs to be more than 40 [121]. Shape anisotropy MTJ is the recent development [348], [349] to overcome this scaling issue while maintaining Δ . Here the magnetization switching is solely achieved by current without changing the material for the device. By revisiting the shape anisotropy MTJ and increasing the thickness of FL, Δ can be achieved more than 80 at a 10 nm scale [348].

- (ii) In SHE assisted switching the need of large η_{SH} depends on the type of material and is given by Eq. 24. Magnitude of \vec{J}_s depends on the size and type of heavy nonmagnetic metal layer (highly resistive layer with large spin-orbit coupling parameter) above which FL of MTJ is grown.
- (iii) In VCMA assisted switching, the switching characteristics vary with a thickness variation of the barrier and the effect of anisotropy. Due to the electric field generated by the applied bias voltage, the spin-orbit interaction at the interface modifies the MA. High MA is preferred for storing the information while, on the other side, the requirement of low MA enables the capability of magnetization switching of MTJ with low power dissipation.

2. *Modeling perspective*– Being an important part of the hybrid circuit, the availability of open-sourced non-proprietary MTJ models are needed for creating interest for young researchers. However, few websites are available, but there is no appropriate single MTJ model available as a reference for circuit designers, which can cover all the characteristics of MTJ (refer section 4). As the research of MTJ is progressing, such a timely review and simultaneously update of the model are the two essential requirements to execute a more realistic design using EDA tools. Another essential requirement is the type of language through which the model is developed, its integration with other technology, and the type of simulator on which it would be executed.

3. *Circuit perspective*– Various hybrid CMOS/MTJ circuits have been reported in the literature since the last

two decades in which MTJ is switched by different switching mechanisms timely (mainly STT, SHE, and VCMA effect). The design of low power reduced transistor count, and MTJs, less switching delay, reliability aware, and radiation-hardened novel hybrid circuits are challenging. Reliability, an important characteristic, affects the performance of hybrid circuits and hinders their commercialization process. The other issue is that the circuit developed using the MTJ model may have mismatch or process variation, which may change the performance of the hybrid circuits. During the read operation, the use of a sense amplifier to read the state of the MTJ needed a higher TMR ratio, which depends on the resistance difference between the left and right path. The requirement of a large write current (I_{write} , around μA) to write the value in MTJ reduces the switching delay. In general, while designing to achieve a large I_{write} , the power supply of the write circuit is kept high as compared to the power supply of the sense amplifier.

The use of MTJ brings nonvolatility features in a hybrid circuit. Due to that, we can completely cut-off the power supply without losing the bit stored in MTJ, which eliminates static power dissipation. As soon as the power is switched on, there is no restore operation required for MTJ. Hence the MTJs do not contribute to the additional delay in producing the outputs. While, on the other side, for CMOS based circuits, since complete cut-off of the power supply is not permitted, there will be a significant static power dissipation. These are the major advantages of hybrid circuits over volatile CMOS design. The realization of the MTJ based hybrid circuit is a challenging task and required precise techniques for fabrication [350]. Further, thanks to the 3D integration feasibility of MTJs over CMOS at the back-end process, it reduces the area occupied on silicon and shortens the distance between memory and logic unit in SoC. There is much scope at the backend process to improve, and the intense investigation is required to fabricate more precise prototypes [28], [339], [351]–[353].

From a future perspective, we have highlighted hybrid CMOS/MTJ circuits, which can be further used to develop the ultra-low-power VLSI processor. Moreover, a group of people in Japan expects to realize brain-inspired computing, an example of a nonclassical computing paradigm, using a spintronic device based VLSI design style [30]. Another group of people from the center for brain-inspired computing (C-BRIC) at Purdue University is using MTJ as stochastic neurons and synapses for stochastic computing [354], [355]. Similarly, one more group of people in the CNRS/Thales lab in France is trying to demonstrate how spintronics nanodevices can be used for bioinspired computing [356].

Another well-established area expanding beyond the development of NV logic is the NV STT-MRAM memory, and recently 1 Gb STT-MRAM (ST-DDR4) chip family named as EMD4E001G was manufactured by Everspin technologies [41]. Due to the latest progress in MRAM fabrication [357], [358], ultra-high-density embedded STT-MRAM




FIGURE 27. Requirement of the write signal and change in magnetization of the FL along z-direction for pMTJ using a precessional VCMA switching mechanism [160].

has opened the way for its use in industrial-grade microcontroller unit (MCU) and IoT applications [359]. MTJ with a high-performance MgO barrier can also be used for flexible wearable spintronic applications, especially for biomedical sensing in early disease diagnosis of HIV-1 antigen p24 [360], low field sensitive sensor for neuronal signal detection, and design of versatile sensors for omnidirectional detection of skin disease. Further, hybrid circuits developed using MTJ have a diversified application due to its ultra-low-power dissipation capability in circuits used in RF communication, energy harvesting, IoT, artificial intelligence-based devices, biosensor, quantum computing computers, and cryogenic nonvolatile RAM [361].

APPENDIX A

To understand the requirement of various pulses used in VCMA switching strategies, we simulated the VCMA-MTJ model file open-sourced in the Spinmodel library using the Cadence tool [362]. For the selected model, if $V_{app} > V_{crit}$ ($= 1.0V$), the VCMA effect is observed, while for $V_{app} < V_{crit}$ ($= 1.0V$), the STT effect is observed. Precessional VCMA, precessional VCMA-assisted STT, and thermally activated VCMA-assisted STT switching mechanisms [76], [160] are discussed by simulating the VCMA-MTJ model [362]. Due to the unavailability of the VCMA-assisted SHE MTJ model, we have redrawn the results of previously reported work by Kang *et al.* in 2016 [152].

A. PRECESSIONAL VCMA SWITCHING MECHANISM

In precessional VCMA switching, the effect of the electric field has been used other than STT. Fig. 27 represents the transient analysis of MTJ by applying the write voltage signal of amplitude 1.2 V with various pulse widths of 0.1ns, 0.2ns, 0.3ns, 0.4ns, 0.5ns, 0.6ns, 0.7ns, and 0.8ns. The first epoch (e_1) of width 0.1ns is started at 2ns, but there is no switching in magnetization state (m_z) of FL of MTJ. Further, as the epochs e_2 , e_3 , e_4 , e_5 , e_6 , and e_7 of the different pulse widths come to its way, the FL state of the MTJ starts changing from AP to P and vice versa accordingly. There is no change in the state of the MTJ for the event e_8 . It can be

noticed that further increasing the pulse width of the write signal for epoch e_9 , m_z of MTJ keeps oscillating between AP-P and damped further. The current flows in MTJ can be simultaneously noticed from the waveform. There is a small variation in the current waveform (pink color) due to the bias effect of the MTJ.

B. PRECESSIONAL VCMA-ASSISTED STT SWITCHING MECHANISM

This model has a lower requirement on the accuracy of the pulse width and can switch the state of the MTJ for smaller pulse width along with V_L where precessional VCMA was failed. The applied signal for precessional VCMA-assisted STT switching is the combination of two voltage pulses, high voltage pulses (V_H) followed by a low voltage pulse (V_L) of different amplitude (Fig. 28 (a)) [164]. The use of V_L also removes the use of an external magnetic field required for magnetization switching in precessional VCMA-assisted STT switching, which makes the design much simpler to be used in MRAM. First voltage pulse V_H induces the precessional oscillation due to the VCMA effect, while V_L determines the polarity and stabilizes the magnetization of the FL owing to the STT effect. Suppose the polarity of the V_L is same as that of the V_H . In that case, switching takes place from AP to P, or else when the polarity of the V_L is negative, MTJ switches from P to AP. Fig. 28 (b) also shows the applied voltage pulse across the MTJ terminals (T1 and T2), and the corresponding magnetization switching from P to AP or AP to P. MTJ switching delay can also be affected by varying the amplitude of the V_L pulse. It is noted from Fig. 28 (b) that the optimum value of V_H is 1.2V with 0.2ns duration, and V_L is 0.8V with 0.4ns duration for the effective switching action [152]. Transient analysis of the model is performed under the above-specified voltage pulse of the write signal.

C. THERMALLY ACTIVATED VCMA- ASSISTED STT SWITCHING

In this case, the amplitude of the applied voltage pulse follows the condition of $V_{app} < V_{crit}$. In addition to a voltage pulse,




FIGURE 28. (a) MTJ and applied signal for precessional VCMA-assisted STT switching. Application of V_H reduces the energy barrier E_b , then V_L is applied for the switching action to take place. (b) Transient analysis of MTJ switching waveform for precessional VCMA-assisted STT switching (polarity of V_L will decide the state of the MTJ) [160].




FIGURE 29. (a) MTJ Schematic of thermally activated VCMA-assisted STT switching model used for simulation. A voltage source (V_1) and current source (I_1) are applied to the terminals T_1 - T_2 and T_3 - T_4 . (b) Transient simulation of thermally activated VCMA-assisted STT switching model from ref. [160], [362].

an STT current pulse is needed for switching. Either the voltage pulse or current pulse alone cannot switch the magnetization within the pulse duration, but the combination of both the pulses is able to achieve deterministic switching. The use of voltage pulse first lowers down the energy barrier due to the VCMA effect, while the current pulse used in the STT effect accelerates the switching process by strengthening the thermal activation effect. This method dissipates the highest dynamic energy per bit and the largest switching delay as compared to the techniques (i) and (ii) discussed above [160], limiting its application in MRAM design. In this model, both the voltage and current sources are applied through the terminals T_1 - T_2 and T_3 - T_4 , respectively (Fig. 29 (a)). As shown in Fig. 29 (b), the voltage pulse of amplitude 0.55V and STT current pulse of $21.6\mu A$ (the STT current density reported in the model is $J_{STT} = 1.1 \text{ MA/cm}^2$) are simultaneously applied at 2 ns. The magnetization state of the MTJ starts switching from AP state at 12 ns and reaches to P state at 12.6 ns, as shown in Fig. 29 (b).

D. PRECESSIONAL VCMA- ASSISTED SHE SWITCHING MECHANISM

In precessional VCMA-assisted SHE switching-based MTJ devices, the precessional VCMA effect is induced by applying the write signal of required voltage pulse at terminal T_2 - T_3 , which reduces the barrier height. Further, SHE current pulse is applied at terminals T_1 and T_3 to switch the magnetization of FL state of the MTJ (Fig. 30 (a)). Instead of applying the individual voltage or current pulse, a single combined signal of both can also be used. Kang *et al.* in 2016 developed the magnetic NV flip-flop and compared the results using pure STT, STT assisted SHE, VCMA assisted STT, and VCMA assisted SHE switching mechanisms [152]. They reported that VCMA assisted STT switching mechanism is the best in terms of delay, energy, and energy-delay product compared to other switching mechanisms. In particular, For VCMA assisted SHE switching mechanisms, they choose the write signal of voltage pulse of 1V amplitude with 1 ns width, which is applied to T_2 - T_3 (or T_1) to induce the precessional




FIGURE 30. (a) Schematic of the precessional VCMA-assisted SHE switching based MTJ with three terminals T_1 , T_2 , and T_3 . (b) Write voltage signal is applied through terminals T_2 - T_3 , followed by the SHE current passed through the heavy metal between T_1 - T_3 terminals. The change in magnetization (m_z) of FL along z-direction from AP to P than AP for pMTJ has been shown for ease of understanding (waveforms are not in scale and reproduced using the ref. [152]).

VCMA effect. In addition to that, a bidirectional current pulse of a particular shape, as shown in Fig. 30 (b) of 2ns is applied between T_1 - T_3 , which generate a magnetic field of 2.2×10^{11} Amp/m. Initially, the magnetization is in AP states, and by using both the signals, it will be changed to P state.

APPENDIX B

To understand the complete working of hybrid circuits, we have redesigned three 2 input NV-NAND/AND, NV-NOR/OR, NV-XNOR/XOR hybrid circuits from literature using LIM architecture [308]. Further, these circuits are simulated using the Cadence tool with gpdk 45 nm technology library and using the STT-PMA-MTJ model [363]. Three main components of LIM architecture are read circuit, write circuit, and logic network. First, we discussed the read/write operation of MTJ and the circuitry involved in that. From the literature, we choose the PCSA for reading [293] due to its simple architecture and working. The conventional 4T writing circuit is selected to produce a significant I_{write} to change the state of MTJ [302].

A. READ CIRCUIT

Read circuit is used to read the stored bit in MTJs. PCSA consists of 7 MOS transistors and a pair of MTJs. P2, N1, and P3, N2 forms inverter pair whereas P1, P4 are the precharge transistor, and N3 is the evaluation transistor. The state of MTJ pair is always opposite in nature. When MTJ1-MTJ2 is in AP-P state, respectively, it is assumed to store a bit as logic ‘0’, whereas when MTJ1- MTJ2 is in P-AP state, we consider the stored bit as logic ‘1’. In Fig. 31, MTJ1-MTJ2 pair is assumed in AP-P states, respectively, to be storing a bit ‘0’. The read circuit works in two phases; precharge phase and evaluation phase.

- (i) *In precharge phase-* clock signal (CLK) is at logic ‘0’, Transistors P1, P4, N1, N2 are ON, and transistors P2, P3, N3 are OFF, which sets OUT and \overline{OUT} to be at logic ‘1’. Since the evaluation transistor N3 is OFF, there is no path to discharge the output nodes to the




FIGURE 31. Schematic of the current mode PCSA to read the stored value in pair of MTJs. When MTJ1-MTJ2 is configured as AP-P state, OUT and OUT reads logic ‘0’ and ‘1’, respectively. Reproduced from ref. [293].

ground (GND). Hence both outputs, OUT and \overline{OUT} remain at logic ‘1’.

- (ii) *During the evaluation phase-* CLK signal is at logic ‘1’, which turns the transistor N3 to be ON. This provides a path for OUT and \overline{OUT} nodes to GND. Hence current I_L in the left branch (LB) and I_R in the right branch (RB) begins to flow toward GND. But the speed of discharging the OUT and \overline{OUT} nodes are different due to the different resistance of MTJ1 and MTJ2. Here AP state of MTJ1 offers high resistance, whereas the P state of MTJ2 offers comparatively less resistance for the I_L and I_R current, respectively. Let the resistance in LB and RB is $R_L (\approx R_{on,N1} + R_{AP})$ and $R_R (\approx R_{on,N2} + R_P)$, respectively, while common resistance of transistor N3 has not been included for convenience. As $R_{AP} > R_P$, so $R_L > R_R$, hence I_R is larger than I_L . This pulls down the OUT node quickly to reach the threshold voltage of P2 ($V_{GSp} \leq V_{tp}$; here V_{tp} is the threshold voltage of P2 transistor). As a result, P2 is turned ON, so the \overline{OUT} pulled-up to logic ‘1’. Whereas




FIGURE 32. (a) 4T-MTJ writing circuit [99], [302]. (b) Control circuit for controlling the I_{write} [99], [302].

TABLE 2. Control inputs, intermediate signals, and the corresponding MTJ states for write circuit [302].

Control inputs		Intermediate signals				MTJs state	
E_n	D	V_0	V_1	V_2	V_3	MTJ ₁	MTJ ₂
0	X	1	0	1	0	X	X
1	0	0	0	1	1	AP	P
1	1	1	1	0	0	P	AP

Note- X represents the don't care condition

OUT node continues to discharge to GND and reaches logic '0'. Hence the reading of the bit '0' stored in the MTJ takes place when the MTJ pair is configured as AP-P configuration. When the MTJ pair is configured as P-AP, then OUT and \overline{OUT} nodes read logic '1' and logic '0' respectively.

B. WRITE CIRCUIT

In the read circuit, we always use a pair of MTJs having opposite states to store a bit. I_{write} current is used to store/write a bit into the MTJ pair. The I_{write} current should switch both the MTJs together. In 4T writing circuit P5, P6, N4, N5 (Fig. 32 (a)), transistors are used for writing MTJ pair. These transistors are controlled by intermediate signals V_0, V_1, V_2, V_3 generated by the control circuit shown in Fig. 32 (b) [99]. Two transistors P5 and N5 are ON during the write operation, while the other two transistors P6 and N4, are OFF or vice versa. This will enable the bidirectional current to flow. A control signal (E_n) is used to control the writing process, and signal D is used to control the direction of I_{write} current. When E_n signal is '0', no writing action takes place. Table 2 shows various control signals, intermediate signals generated, and the corresponding MTJs states.

C. LOGIC NETWORK

This is the most important module through which the required function is implemented. It can be noted from Fig. 33 (b), (c), and (d) that among all the inputs, one of the inputs is stored in MTJ pair, whereas the rest of the inputs

are provided as inputs to the nMOS logic tree. A quite good analysis of the various structure designed for basic logic gates has been reported using the resistive switching mechanism [308]. Two input NV-NAND/AND, NV-NOR/OR, and NV-XNOR/XOR hybrid logic gates have been designed using LIM architecture and verified through circuit simulation. A brief explanation of their operation has been discussed below.

D. DESIGN OF NV-NAND/AND LOGIC

Fig. 33 (b) shows the logical part of the NV- NAND/AND logic gate developed using LIM architecture. Both outputs NAND and AND are produced simultaneously by using true and complementary inputs A and B. Transistors P1, P2, P3, P4, N1, N2, N3 form the PCSA. N4, N5, N6 transistors, MTJ1, and MTJ2 form the logic network. Inputs B, \overline{B} are stored in the MTJ, whereas input A and its complement are applied to nMOS transistors. Assume one of the input combination $A = '1'$ and $B = '0'$, to make $B = '0'$ the pair of MTJ1-MTJ2 is set to AP-P state, respectively. The working of the hybrid NV-NAND/AND circuit can be explained in two phases,

- (i) *Precharge phase*- here, CLK is set to '0'. In the PCSA part, transistor P1, P4, N1, N2 are ON, whereas P2, P3, and N3 are OFF. Both NAND (\overline{OUT}) and AND (OUT) output nodes are pulled-up to V_{DD} or logic '1'.
- (ii) *Evaluation phase*- here CLK becomes '1', N3 is ON, and transistors P1, P4 is OFF. The output nodes discharge through the evaluation transistor N3 and the logic network. In the logic network part, transistors N4, N6 is ON, whereas N5 is OFF. So, there is a path for both outputs to discharge to GND. But the output discharge process will depend on the resistance offered by the left branch (LB) and right branch (RB). Since MTJ1 is in AP state and MTJ2 is in P state, so the resistance of MTJ1 (R_{MTJ1}) is higher than the resistance of the MTJ2 (R_{MTJ2}), i.e., $R_{MTJ1} > R_{MTJ2}$. Hence, the NAND output node sees a high resistance path in LB for the discharge current (I_L), compared to the AND




FIGURE 33. (a) Part of the PCSA, whose evaluation transistor (N3) has been shown in (e). It is used for reading the state of the MTJ for all the logic networks shown in (b), (c), and (d). The first column represents the name/gate level structure for the second column components. Logic network for 2 input, (b) NV-NAND/AND logic, (c) NV-NOR/OR logic, and (d) NV-XNOR/XOR logic. For all the logic blocks, the input A/A is given to nMOS transistors while B/B is represented by MTJs. I_L and I_R represent the current flowing in the LB (red color) and RB (blue color) in (b), (c), and (d), respectively. Red, blue, and green cross indicate the points that need to be connected to build the hybrid circuit. (f), (g) and (h) are the simulated waveforms for NV-NAND/AND, NV-NOR/OR, and NV-XNOR/XOR circuits. Truth table T2 satisfies the waveform shown in figure (f), (g), and (h).

output node, which observes the low resistance path in RB for the discharge current (I_R).

Hence even-though both branches start to discharge simultaneously to GND, \overline{OUT} node discharges slower than the OUT node. Because of the faster discharging of the OUT node, it crosses the threshold voltage of the transistor P2, and it turns ON. As a result, the gate terminal of P3 is pulled to V_{DD} , and hence it is turned OFF. At the same time \overline{OUT} node along with the gate of N2 is pulled up to V_{DD} , which makes OUT node continue to discharge to GND. When the OUT node crosses below the threshold voltage of N1, it is

turned OFF. Hence discharge path for the \overline{OUT} node to GND ceases to exist. But N2 is fully ON, facilitating the OUT node to discharge to GND. Hence node voltages for $OUT = '0'$ and $\overline{OUT} = '1'$ are achieved simultaneously in its true and complementary form. Fig. 33 (f) shows the simulated waveform for the hybrid NV-NAND/AND logic verified by T2 in Fig. 33.

E. DESIGN OF NV-NOR/OR LOGIC

Fig. 33 (c) shows the logical structure of the hybrid MTJ/CMOS LIM structure for NV-NOR/OR logic. During

the precharge phase, both NOR (\overline{OUT}) and OR (OUT) output nodes are pulled-up to V_{DD} or logic '1'. While during the evaluation phase, based on various input combinations, different analyses can be made. Whenever input $A=1$, transistors N_6 , N_4 are OFF, and N_5 is ON. Therefore, the OUT node of the OR gate remains at logic '1', and the NOR node invariably finds a discharge path to GND. In this case, the state of the MTJ matters little. Whereas for input $A=0$, N_4 in LB and N_6 in RB is ON, because of which both NOR as well as OR output nodes find discharge path to GND. For $B=0$, assume the pair of MTJ1-MTJ2 is set to AP-P state, respectively, means $R_{MTJ1} > R_{MTJ2}$, i.e., LB offers a high resistance path and RB offers comparatively low resistance path for the output nodes to discharge through GND. Hence NOR node will be pulled up to V_{DD} or logic '1', and the corresponding OR node will be pulled down to logic '0'. In the other case, i.e., $A=0$ and $B=1$; the pair of MTJ1-MTJ2 is set to P-AP state, respectively means $R_{MTJ1} < R_{MTJ2}$, hence OR node will be at logic '1' and NOR node will be at logic '0'. Fig. 33 (g) illustrates the simulated waveform for the hybrid NV-NOR/OR logic verified by T2 in Fig. 33.

F. DESIGN OF NV-XNOR/XOR LOGIC

Fig. 33 (d) represents the logical structure for 2 input NV-XNOR/XOR logic. During the precharge phase, both XNOR (\overline{OUT}) and XOR (OUT) output nodes are pulled-up to V_{DD} or logic '1'. While during the evaluation phase, based on various input combinations, different analyses can be made. When $A=0$ or $A=1$, the output nodes value will strongly depend on input B, which is represented by the pair of MTJ. When $A=0$, transistors N_5 , N_7 are OFF whereas N_4 , N_6 are ON, while for $A=1$ transistors N_5 , N_7 is ON and N_4 , N_6 is OFF. Hence in both cases, there are paths from output nodes to GND. So, the difference in resistance between LB and RB due to MTJ decides the output of the circuit. For example, consider the case when $A=0$ and $B=1$; then transistors N_4 , N_6 are ON, pair of MTJ1-MTJ2 is set in P-AP state, respectively. So $R_{MTJ1} < R_{MTJ2}$, which offers low resistance for LB path to XNOR node (\overline{OUT}) and high resistance for the RB path to XOR node (OUT). Hence the output node \overline{OUT} is pulled down to logic '0', and OUT node is pulled-up to logic '1'. Fig. 33 (h) illustrates the simulated waveform for the hybrid NV-XNOR/XOR logic verified by T2 in Fig. 33.

REFERENCES

- [1] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits: A Design Perspective*, 2nd ed. Upper Saddle River, NJ, USA: Pearson Education, 2005.
- [2] *The International Technology Roadmap for Semiconductors Published by the Semiconductor Industry Association*. Accessed: Oct. 14, 2020. [Online]. Available: <http://www.itrs2.net/2013-itrs.html>
- [3] H. Iwai, "Roadmap for 22 nm and beyond," *Microelectron. Eng.*, vol. 86, pp. 1520–1528, Sep. 2009.
- [4] M. H. Moaiyeri, M. Nasiri, and N. Khashtoo, "An efficient ternary serial adder based on carbon nanotube FETs," *Eng. Sci. Technol., Int. J.*, vol. 19, no. 1, pp. 271–278, Mar. 2016.
- [5] *Quantum Computers Will Change The World (If They Work)*. Accessed: May 16, 2020. [Online]. Available: <http://www.wired.co.uk/article/quantum-computing-explained>
- [6] R. Landauer, "Irreversibility and heat generation in the computing process," *IBM J. Res. Develop.*, vol. 5, no. 3, pp. 183–191, Jul. 1961.
- [7] S. Bandyopadhyay and M. Cahay, *Introduction to Spintronics*. New York, NY, USA: Taylor & Francis, 2008.
- [8] V. K. Joshi, "Spintronics: A contemporary review of emerging electronics devices," *Eng. Sci. Technol., Int. J.*, vol. 19, no. 3, pp. 1503–1513, Sep. 2016.
- [9] S. Verma, A. A. Kulkarni, and B. K. Kaushik, "Spintronics-based devices to circuits: Perspectives and challenges," *IEEE Nanotechnol. Mag.*, vol. 10, no. 4, pp. 13–28, Dec. 2016.
- [10] B. Dieny et al., "Opportunities and challenges for spintronics in the microelectronics industry," *Nature Electron.*, vol. 3, no. 8, pp. 446–459, Aug. 2020, doi: [10.1038/s41928-020-0461-5](https://doi.org/10.1038/s41928-020-0461-5).
- [11] E. Knill, "Quantum computing with realistically noisy devices," *Nature*, vol. 434, no. 7029, pp. 39–44, Mar. 2005.
- [12] D. B. Trieu, *Large-Scale Simulations of Error Prone Quantum Computation Devices* (IAS Series), vol. 2. Jülich, Germany: Forschungszentrum Jülich, 2009.
- [13] *Spin-Logic Research Promises to Help Reduce Power Consumption of Electronic Devices and Improve Battery Life*. Accessed: May 16, 2020. [Online]. Available: <https://www.src.org/newsroom/pressrelease/2014/602/>
- [14] J. Lenz and S. Edelstein, "Magnetic sensors and their applications," *IEEE Sensors J.*, vol. 6, no. 3, pp. 631–649, Jun. 2006.
- [15] H. Ohno, "A hybrid CMOS/magnetic tunnel junction approach for non-volatile integrated circuits," *Symp. VLSI Technol. Dig. Tech. Papers*, Jun. 2009, pp. 122–123.
- [16] K. L. Wang and P. K. Amiri, "Nonvolatile spintronics: Perspectives on instant-on nonvolatile nanoelectronic systems," *Spin*, vol. 2, no. 2, Jun. 2012, Art. no. 1250009.
- [17] A. Makarov, T. Windbacher, V. Sverdlov, and S. Selberherr, "CMOS-compatible spintronic devices: A review," *Semicond. Sci. Technol.*, vol. 31, no. 11, Nov. 2016, Art. no. 113006.
- [18] S. J. Souri, K. Banerjee, A. Mehrotra, and K. C. Saraswat, "Multiple Si layer ICs: Motivation, performance analysis, and design implications," in *Proc. 37th Conf. Design Autom.*, Los Angeles, CA, USA, 2000, pp. 213–220.
- [19] Y. Deng and W. Maly, "2.5 D system integration: A design driven system implementation schema," in *Proc. ASP-DAC, Asia South Pacific Design Autom. Conf.*, Yohohama, Japan, Jan. 2004, pp. 450–455.
- [20] S. Tehrani, J. M. Slaughter, E. Chen, M. Durlam, J. Shi, and M. DeHerren, "Progress and outlook for MRAM technology," *IEEE Trans. Magn.*, vol. 35, no. 5, pp. 2814–2819, Sep. 1999.
- [21] D. K. Andrew and C. W. Daniel, "A new spin on magnetic memories," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 187–191, 2015.
- [22] X. Fong, Y. Kim, R. Venkatesan, S. H. Choday, A. Raghunathan, and K. Roy, "Spin-transfer torque memories: Devices, circuits, and systems," *Proc. IEEE*, vol. 104, no. 7, pp. 1449–1488, Jul. 2016.
- [23] H.-S.-P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 191–194, Mar. 2015.
- [24] S. Bhatti, R. Sbiaa, A. Hirohata, H. Ohno, S. Fukami, and S. Piramanayagam, "Spintronics based random access memory: A review," *Mater. Today*, vol. 20, pp. 530–548, Nov. 2017.
- [25] *Spin Transfer Technologies is Now Spin Memory*. Accessed: May 16, 2020. [Online]. Available: <https://www.spinmemory.com/>
- [26] B. Dieny and M. Chshiev, "Perpendicular magnetic anisotropy at transition metal/oxide interfaces and applications," *Rev. Mod. Phys.*, vol. 89, no. 2, Jun. 2017, Art. no. 025008.
- [27] G. Patrigeon, P. Benoit, L. Torres, S. Senni, G. Prenat, and G. Di Pendina, "Design and evaluation of a 28-nm FD-SOI STT-MRAM for ultra-low power microcontrollers," *IEEE Access*, vol. 7, pp. 58085–58093, 2019.
- [28] T. Hanyu, D. Suzuki, A. Mochizuki, M. Natsui, N. Onizawa, T. Sugibayashi, S. Ikeda, T. Endoh, and H. Ohno, "Challenge of MOS/MTJ-hybrid nonvolatile logic-in-memory architecture in dark-silicon era," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2014, pp. 28.2.1–28.2.3.
- [29] T. Hanyu, "Challenge of nonvolatile logic LSI using MTJ-based logic-in-memory architecture," in *Spintronics-Based Computing*, W. Zhao and G. Prenat, Eds., Cham, Switzerland: Springer, 2015, ch. 5, pp. 159–177.
- [30] T. Hanyu, T. Endoh, D. Suzuki, H. Koike, Y. Ma, N. Onizawa, M. Natsui, S. Ikeda, and H. Ohno, "Standby-power-free integrated circuits using MTJ-based VLSI computing," *Proc. IEEE*, vol. 104, no. 10, pp. 1844–1863, Oct. 2016.

- [31] S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," *Appl. Phys. Express*, vol. 1, no. 9, 2008, Art. no. 091301.
- [32] S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, T. Endoh, H. Ohno, and T. Hanyu, "MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues," in *Proc. Design, Autom. Test Eur. Conf. Exhib.*, Nice, France, Apr. 2009, pp. 433–435.
- [33] W. Kang, W. Zhao, E. Deng, J.-O. Klein, Y. Cheng, D. Ravelosona, Y. Zhang, and C. Chappert, "A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions," *J. Phys. D, Appl. Phys.*, vol. 47, no. 40, Oct. 2014, Art. no. 405003.
- [34] N. Onizawa and T. Hanyu, "Soft-error tolerant transistor/magnetic-tunnel-junction hybrid non-volatile C-element," *IEICE Electron. Express*, vol. 11, no. 24, pp. 1–8, 2014.
- [35] W. Zhao, X. Zhao, B. Zhang, K. Cao, L. Wang, W. Kang, Q. Shi, M. Wang, Y. Zhang, Y. Wang, S. Peng, J.-O. Klein, L. A. B. Naviner, and D. Ravelosona, "Failure analysis in magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy," *Materials*, vol. 9, no. 1, p. 41, 2016.
- [36] Y. Wang, Y. Zhang, E. Y. Deng, J. O. Klein, L. A. B. Naviner, and W. S. Zhao, "Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses," *Microelectron. Rel.*, vol. 54, nos. 9–10, pp. 1774–1778, Sep. 2014.
- [37] D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, H. Sato, S. Fukami, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated non-volatile FPGA chip using p-MTJ-based logic-in-memory structure," in *Proc. Symp. VLSI Technol. (VLSI Technol.)*, Kyoto, Japan, Jun. 2015, pp. C172–C173.
- [38] M. Natsui, D. Suzuki, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2013, pp. 194–195.
- [39] *The EU GREAT Project Delivered Its 2nd Tape-Out Demonstrator-Spintec*. Accessed: Jan. 16, 2020. [Online]. Available: <http://www.spintec.fr/the-eu-great-project-delivered-its-2nd-tape-out-demonstrator/>
- [40] M. Tahoori, S. M. Nair, R. Bishnoi, S. Senni, J. Mohdad, F. Mailly, L. Torres, P. Benoit, A. Gamatié, P. Nouet, F. Ouattara, G. Sassatelli, K. Jabour, P. Vanhauwaert, A. Atitoaie, I. Firastrau, G. D. Pendina, and G. Prenat, "Using multifunctional standardized stack as universal spintronic technology for IoT," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, Dresden, Germany, Mar. 2018, pp. 931–936.
- [41] *EMD4E001G—1Gb Spin-Transfer Torque MRAM*. Accessed: May 16, 2020. [Online]. Available: <https://www.everspin.com/family/emd4e001g>
- [42] (2015). *Nexperia, Hex Inverter, 74HC04; 74HCT04 Datasheet*. Accessed: May 16, 2020. [Online]. Available: https://assets.nexperia.com/documents/data-sheet/74HC_HCT04.pdf
- [43] J. G. Zhu, "Magnetoresistive random access memory: The path to competitiveness and scalability," *Proc. IEEE*, vol. 96, no. 11, pp. 1786–1798, Nov. 2008.
- [44] A. Sengupta, P. Panda, P. Wijesinghe, Y. Kim, and K. Roy, "Magnetic tunnel junction mimics stochastic cortical spiking neurons," *Sci. Rep.*, vol. 6, no. 1, pp. 1–5, Sep. 2016.
- [45] M. Julliere, "Tunneling between ferromagnetic films," *Phys. Lett. A*, vol. 54, no. 3, pp. 225–226, Sep. 1975.
- [46] X.-F. Han, "TMR and Al-O based magnetic tunneling junctions," in *Handbook of Spintronics*. Y. Xu, D. Awschalom, and J. Nitta, Eds. Dordrecht, The Netherlands: Springer, 2016, pp. 179–225.
- [47] T. Miyazaki and N. Tezuka, "Giant magnetic tunneling effect in Fe/Al₂O₃/Fe junction," *J. Magn. Magn. Mater.*, vol. 139, no. 3, pp. L231–L234, Jan. 1995.
- [48] J. S. Moodera, L. R. Kinder, T. M. Wong, and R. Meservey, "Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions," *Phys. Rev. Lett.*, vol. 74, no. 16, pp. 3273–3276, Apr. 1995.
- [49] Z. Lei, S. Yan, Z. Cao, Z. Guo, P. Song, Y. Qiang, J. Wang, W. Zhao, and Q. Leng, "High TMR for both in-plane and perpendicular magnetic field justified by CoFeB free layer thickness for 3-D MTJ sensors," *AIP Adv.*, vol. 9, no. 8, Aug. 2019, Art. no. 085127.
- [50] H. X. Wei, Q. H. Qin, M. Ma, R. Sharif, and X. F. Han, "80% tunneling magnetoresistance at room temperature for thin Al–O barrier magnetic tunnel junction with CoFeB as free and reference layers," *J. Appl. Phys.*, vol. 101, no. 9, May 2007, Art. no. 09B501.
- [51] A. Hirohata, K. Yamada, Y. Nakatani, L. Prejbeanu, B. Diény, P. Pirro, and B. Hillebrands, "Review on spintronics: Principles and device applications," *J. Magn. Magn. Mater.*, vol. 509, pp. 1–28, Sep. 2020.
- [52] S. S. P. Parkin, C. Kaiser, A. Panchula, P. M. Rice, B. Hughes, M. Samant, and S.-H. Yang, "Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers," *Nature Mater.*, vol. 3, pp. 862–867, Oct. 2004.
- [53] S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, "Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions," *Nature Mater.*, vol. 3, no. 12, pp. 868–871, Dec. 2004.
- [54] T. Ishikawa, H.-X. Liu, T. Taira, K.-I. Matsuda, T. Uemura, and M. Yamamoto, "Influence of film composition in Co₂MnSi electrodes on tunnel magnetoresistance characteristics of Co₂MnSi/MgO/Co₂MnSi magnetic tunnel junctions," *Appl. Phys. Lett.*, vol. 95, Dec. 2009, Art. no. 232512.
- [55] M. Yamamoto, T. Ishikawa, T. Taira, G.-F. Li, K.-I. Matsuda, and T. Uemura, "Effect of defects in heusler alloy thin films on spin-dependent tunnelling characteristics of Co₂MnSi/MgO/Co₂MnSi and Co₂MnGe/MgO/Co₂MnGe magnetic tunnel junctions," *J. Phys., Condens. Matter*, vol. 22, no. 16, Apr. 2010, Art. no. 164212.
- [56] S. Ikeda, J. Hayakawa, Y. Ashizawa, Y. M. Lee, K. Miura, H. Hasegawa, M. Tsunoda, F. Matsukura, and H. Ohno, "Tunnel magnetoresistance of 604% at 300 K by suppression of ta diffusion in CoFeB/MgO/CoFeB pseudo-spin-valves annealed at high Temperature," *Appl. Phys. Lett.*, vol. 93, no. 8, Aug. 2008, Art. no. 082508.
- [57] S. A. Rishton, Y. Lu, R. A. Altman, A. C. Marley, X. P. Bian, C. Jahnes, R. Viswanathan, G. Xiao, W. J. Gallagher, and S. S. P. Parkin, "Magnetic tunnel junctions fabricated at tenth-micron dimensions by electron beam lithography," *Microelectron. Eng.*, vol. 35, nos. 1–4, pp. 249–252, Feb. 1997.
- [58] S. S. P. Parkin, K. P. Roche, M. G. Samant, P. M. Rice, R. B. Beyers, R. E. Scheuerlein, E. J. O'Sullivan, S. L. Brown, J. Bucchigano, D. W. Abraham, Y. Lu, M. Rooks, P. L. Trouilloud, R. A. Wannerand, and W. J. Gallagher, "Exchange-biased magnetic tunnel junctions and application to non-volatile magnetic random access memory," *J. Appl. Phys.*, vol. 85, no. 8, pp. 5828–5833, 1999.
- [59] X.-F. Han, M. Oogane, H. Kubota, Y. Ando, and T. Miyazaki, "Fabrication of high-magnetoresistance tunnel junctions using Co₇₅Fe₂₅ ferromagnetic electrodes," *Appl. Phys. Lett.*, vol. 77, no. 2, pp. 283–285, Jul. 2000.
- [60] D. Wang, C. Nordman, J. M. Daughton, Z. Qian, J. Fink, D. Wang, C. Nordman, J. M. Daughton, Z. Qian, and J. Fink, "70% TMR at room temperature for SDT sandwich junctions with CoFeB as free and reference layers," *IEEE Trans. Magn.*, vol. 40, no. 4, pp. 2269–2271, Jul. 2004.
- [61] M. Bowen, V. Cros, F. Petroff, A. Fert, C. Martinez-Boubeta, J. L. Costa-Kramer, J. V. Anguita, A. Cebollada, F. Briones, J. M. De Teresa, L. Morellon, M. R. Ibarra, F. Guell, F. Peiro, and A. Cornet, "Large magnetoresistance in Fe/MgO/FeCo (001) epitaxial tunnel junctions on GaAs (001)," *Appl. Phys. Letters*, vol. 79, no. 11, pp. 1655–1657, 2001.
- [62] E. Popova, J. Faure-Vincent, C. Tiusan, C. Bellouard, H. Fischer, M. Hehn, F. Montaigne, M. Alnot, S. Andrieu, A. Schuhl, E. Snoeck, and V. da Costa, "Epitaxial MgO layer for low-resistance and coupling-free magnetic tunnel junctions," *Appl. Phys. Lett.*, vol. 81, no. 6, pp. 1035–1037, Aug. 2002.
- [63] S. Yuasa, A. Fukushima, T. Nagahama, K. Ando, and Y. Suzuki, "High tunnel magnetoresistance at room temperature in fully epitaxial Fe/MgO/Fe tunnel junctions due to coherent spin-polarized tunneling," *Jpn. J. Appl. Phys.*, vol. 43, no. 4, pp. L588–L590, Apr. 2004.
- [64] D. D. Djayaprawira, K. Tsunekawa, M. Nagai, H. Maehara, S. Yamagata, N. Watanabe, S. Yuasa, Y. Suzuki, and K. Ando, "230% room-temperature magnetoresistance in CoFeB/MgO/CoFeB magnetic tunnel junctions," *Appl. Phys. Letters*, vol. 86, no. 9, 2005, Art. no. 092502.
- [65] S. Yuasa, A. Fukushima, H. Kubota, Y. Suzuki, and K. Ando, "Giant tunneling magnetoresistance up to 410% at room temperature in fully epitaxial Co/MgO/Co magnetic tunnel junctions with bcc Co (001) electrodes," *Appl. Phys. Lett.*, vol. 89, no. 4, Jul. 2006, Art. no. 042505.

- [66] N. Tezuka, N. Ikeda, F. Mitsuhashi, and S. Sugimoto, "Improved tunnel magnetoresistance of magnetic tunnel junctions with heusler $\text{Co}_2\text{FeAl}_{0.5}\text{Si}_{0.5}$ electrodes fabricated by molecular beam epitaxy," *Appl. Phys. Lett.*, vol. 94, no. 16, Apr. 2009, Art. no. 162504.
- [67] C. Sterwerf, M. Meinert, J. Schmalhorst, and G. Reiss, "High TMR ratio in Co_2FeSi and Fe_2CoSi based magnetic tunnel junctions," *IEEE Trans. Magn.*, vol. 49, pp. 4386–4389, 2013.
- [68] J.-Y. Chen, Y.-C. Lau, J. M. D. Coey, M. Li, and J.-P. Wang, "High performance MgO-barrier magnetic tunnel junctions for flexible and wearable spintronic applications," *Sci. Rep.*, vol. 7, no. 1, pp. 1–7, Feb. 2017.
- [69] S. Ota, M. Ono, H. Matsumoto, A. Ando, T. Sekitani, R. Kohno, S. Iguchi, T. Koyama, and D. Chiba, "CoFeB/MgO-based magnetic tunnel junction directly formed on a flexible substrate," *Appl. Phys. Exp.*, vol. 12, no. 5, May 2019, Art. no. 053001.
- [70] G. A. Prinz, "Magnetoelectronics," *Science*, vol. 282, no. 5394, pp. 1660–1663, Nov. 1998.
- [71] R. Srinivasan, "Spintronics, part 1—Principles," *Reson. Indian Acad. Sci.*, vol. 10, no. 9, pp. 53–62, 2005.
- [72] J.-G. Zhu and C. Park, "Magnetic tunnel junctions," *Mater. today*, vol. 9, no. 11, pp. 36–45, 2006.
- [73] J. G. Simmons, "Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film," *J. Appl. Phys.*, vol. 34, no. 6, pp. 1793–1803, 1963.
- [74] J.-U. Thiele, L. Folks, M. F. Toney, and D. K. Weller, "Perpendicular magnetic anisotropy and magnetic domain structure in sputtered epitaxial FePt (001) L_{10} films," *J. Appl. Phys.*, vol. 84, no. 10, pp. 5686–5692, Nov. 1998.
- [75] M. Ohtake, S. Ouchi, F. Kirino, and M. Futamoto, "Structure and magnetic properties of CoPt, CoPd, FePt, and FePd alloy thin films formed on MgO(111) substrates," *IEEE Trans. Magn.*, vol. 48, no. 11, pp. 3595–3598, Nov. 2012.
- [76] J. Song, I. Ahmed, Z. Zhao, D. Zhang, S. S. Sapatnekar, J.-P. Wang, and C. H. Kim, "Evaluation of operating margin and switching probability of Voltage- controlled magnetic anisotropy magnetic tunnel junctions," *IEEE J. Explor. Solid-State Comput. Devices Circuits*, vol. 4, no. 2, pp. 76–84, Dec. 2018.
- [77] C.-G. Duan, S. S. Jaswal, and E. Y. Tsymlal, "Predicted magnetoelectric effect in Fe/BaTiO₃ multilayers: Ferroelectric control of magnetism," *Phys. Rev. Lett.*, vol. 97, no. 4, Jul. 2006, Art. no. 047201.
- [78] M. Weisheit, S. Fahler, A. Marty, Y. Souche, C. Poinsignon, and D. Givord, "Electric field-induced modification of magnetism in thin-film ferromagnets," *Science*, vol. 315, no. 5810, pp. 349–351, Jan. 2007.
- [79] T. Maruyama, Y. Shiota, T. Nozaki, K. Ohta, N. Toda, M. Mizuguchi, A. A. Tulapurkar, T. Shinjo, M. Shiraishi, S. Mizukami, Y. Ando, and Y. Suzuki, "Large voltage-induced magnetic anisotropy change in a few atomic layers of iron," *Nature Nanotechnol.*, vol. 4, no. 3, pp. 158–161, Mar. 2009.
- [80] M. Endo, S. Kanai, S. Ikeda, F. Matsukura, and H. Ohno, "Electric-field effects on thickness dependent magnetic anisotropy of sputtered MgO/Co₄₀Fe₄₀B₂₀/Ta structures," *Appl. Phys. Lett.*, vol. 96, no. 21, 2010, Art. no. 212503.
- [81] W.-G. Wang, M. Li, S. Hageman, and C. L. Chien, "Electric-field-assisted switching in magnetic tunnel junctions," *Nature Mater.*, vol. 11, no. 1, pp. 64–68, Jan. 2012, doi: 10.1038/nmat3171.
- [82] P. Khalili Amiri, J. G. Alzate, X. Q. Cai, F. Ebrahimi, Q. Hu, K. Wong, C. Grezes, H. Lee, G. Yu, X. Li, M. Akyol, Q. Shao, J. A. Katine, J. Langer, B. Ocker, and K. L. Wang, "Electric-field-controlled magnetoelectric RAM: Progress, challenges, and scaling," *IEEE Trans. Magn.*, vol. 51, no. 11, pp. 1–7, Nov. 2015.
- [83] M. K. Niranjana, C.-G. Duan, S. S. Jaswal, and E. Y. Tsymlal, "Electric field effect on magnetization at the Fe/MgO(001) interface," *Appl. Phys. Lett.*, vol. 96, no. 22, May 2010, Art. no. 222504.
- [84] C.-G. Duan, J. P. Velez, R. F. Sabirianov, Z. Zhu, J. Chu, S. S. Jaswal, and E. Y. Tsymlal, "Surface magnetoelectric effect in ferromagnetic metal films," *Phys. Rev. Lett.*, vol. 101, no. 13, pp. 1–4, Sep. 2008.
- [85] H. J. G. Draaisma, W. J. M. de Jonge, and F. J. A. den Broeder, "Magnetic interface anisotropy in Pd/Co and Pd/Fe multilayers," *J. Magn. Magn. Mater.*, vol. 66, no. 3, pp. 351–355, Apr. 1987.
- [86] M. T. Johnson, P. J. H. Bloemen, F. J. A. Broeder, and J. J. Vries, "Magnetic anisotropy in metallic multilayers," *Rep. Prog. Phys.*, vol. 59, no. 11, pp. 1409–1458, 1996.
- [87] F. J. A. Broeder, W. Hoving, and P. J. H. Bloemen, "Magnetic anisotropy of multilayers," *J. Magn. Magn. Mater.*, vol. 93, pp. 562–570, Feb. 1991.
- [88] S. A. Wolf, D. D. Awschalom, R. A. Buhrman, J. M. Daughton, S. von Molnár, M. L. Roukes, A. Y. Chtchelkanova, and D. M. Treger, "Spintronics: A spin-based electronics vision for the future," *Science*, vol. 294, no. 5546, pp. 1488–1495, Nov. 2001.
- [89] Z. Wang, "Compact modeling and circuit design based on ferroelectric tunnel junction and spin-Hall-assisted spin-transfer torque," Ph.D. dissertation, Micro Nanotechnol./Microelectron., Université Paris-Saclay, Gif-sur-Yvette, France, 2015.
- [90] W. J. Gallagher and S. S. P. Parkin, "Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip," *IBM J. Res. Develop.*, vol. 50, no. 1, pp. 5–23, Jan. 2006.
- [91] B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G. Grynkeiwich, J. Janesky, S. V. Pietambaram, N. D. Rizzo, J. M. Slaughter, K. Smith, J. J. Sun, and S. Tehrani, "A 4-Mb toggle MRAM based on a novel bit and switching method," *IEEE Trans. Magn.*, vol. 41, no. 1, pp. 132–136, Jan. 2005.
- [92] G. Prenat, M. El Baraji, W. Guo, R. Sousa, V. Javerliac, J.-P. Nozieres, W. Zhao, and E. Belhaire, "CMOS/magnetic hybrid architectures," in *Proc. 14th IEEE Int. Conf. Electron., Circuits Syst.*, Marrakech, Morocco, Dec. 2007, pp. 190–193.
- [93] I. L. Prejbeanu, W. Kula, K. Ounadjela, R. C. Sousa, O. Redon, B. Dieny, and J.-P. Nozieres, "Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions," *IEEE Trans. Magn.*, vol. 40, no. 4, pp. 2625–2627, Jul. 2004.
- [94] T. Shinjo, *Nanomagnetism and Spintronics*, 2nd ed. Amsterdam, The Netherlands: Elsevier, 2009.
- [95] J. C. Slonczewski, "Current-driven excitation of magnetic multilayers," *J. Magn. Magn. Mater.*, vol. 159, nos. 1–2, pp. L1–L7, Jun. 1996.
- [96] L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," *Phys. Rev. B, Condens. Matter*, vol. 54, no. 13, pp. 9353–9358, Oct. 1996.
- [97] Y. Huai, F. Albert, P. Nguyen, M. Pakala, and T. Valet, "Observation of spin-transfer switching in deep submicron-sized and low-resistance magnetic tunnel junctions," *Appl. Phys. Lett.*, vol. 84, no. 16, pp. 3118–3120, Apr. 2004.
- [98] Z. Diao, Z. Li, S. Wang, Y. Ding, A. Panchula, E. Chen, L. Wang, and Y. Huai, "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory," *J. Phys., Condens. Matter*, vol. 19, no. 16, 2007, Art. no. 165209.
- [99] E. Deng, "Design and development of low-power and reliable logic circuits based on spin transfer torque magnetic tunnel junctions," Ph.D. dissertation, Dept. Micro Nanotechnol./Microelectron., Univ. Grenoble Alpes, Grenoble, France, 2017.
- [100] L. D. Landau and E. M. Lifshitz, "On the theory of the dispersion of magnetic permeability in ferromagnetic bodies," *Phys. Z. Sowjetunion.*, vol. 8, pp. 153–164, 1935.
- [101] T. L. Gilbert, "A phenomenological theory of damping in ferromagnetic materials," *IEEE Trans. Magn.*, vol. 40, no. 6, pp. 3443–3449, Nov. 2004.
- [102] D. C. Ralph and M. D. Stiles, "Spin transfer torques," *J. Magn. Magn. Mater.*, vol. 320, pp. 1190–1216, Apr. 2008.
- [103] T. L. Gilbert, "A Lagrangian formulation of the gyromagnetic equation of the magnetization field," *Phys. Rev.*, vol. 100, pp. 1243–1255, 1955.
- [104] J.-M. L. Beaujour, D. B. Bedau, H. Liu, M. R. Rogosky, and A. D. Kent, "Spin-transfer in nanopillars with a perpendicularly magnetized spin polarizer," *Proc. SPIE*, vol. 7398, Aug. 2009, Art. no. 73980D.
- [105] D. V. Berkov and J. Miltat, "Spin-torque driven magnetization dynamics: Micromagnetic modeling," *J. Magn. Magn. Mater.*, vol. 320, pp. 1238–1259, Apr. 2008.
- [106] J. Z. Sun, "Spin angular momentum transfer in current-perpendicular nanomagnetic junctions," *IBM J. Res. Develop.*, vol. 50, no. 1, pp. 81–100, Jan. 2006.
- [107] K. Yamamoto, O. Gomonay, J. Sinova, and G. Schwiete, "Spin transfer torques and spin-dependent transport in a metallic F/AF/N tunneling junction," *Phys. Rev. B, Condens. Matter*, vol. 98, no. 1, pp. 1–24, Jul. 2018.
- [108] P. Mondal, U. Bajpai, M. D. Petrović, P. Plecháč, and B. K. Nikolić, "Quantum spin transfer torque induced nonclassical magnetization dynamics and electron-magnetization entanglement," *Phys. Rev. B, Condens. Matter*, vol. 99, no. 9, pp. 1–7, Mar. 2019.
- [109] C. Abert, F. Bruckner, C. Vogler, and D. Suess, "Efficient micromagnetic modelling of spin-transfer torque and spin-orbit torque," *AIP Adv.*, vol. 8, no. 5, May 2018, Art. no. 056008.
- [110] H. Lim, S. Lee, and H. Shin, "Unified analytical model for switching behavior of magnetic tunnel junction," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 193–195, Feb. 2014.

- [111] A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer, and C. R. Das, "Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs," in *Proc. 49th Annu. Design Autom. Conf. (DAC)*, San Francisco, CA, USA, Jun. 2012, pp. 243–252.
- [112] J. A. Katine and E. E. Fullerton, "Device implications of spin-transfer torques," *J. Magn. Magn. Mater.*, vol. 320, no. 7, pp. 1217–1226, Apr. 2008.
- [113] A. Raychowdhury, D. Somasekhar, T. Karnik, and V. De, "Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances," in *IEDM Tech. Dig.*, Baltimore, MD, USA, Dec. 2009, pp. 707–710.
- [114] C. Xu, D. Niu, X. Zhu, S. H. Kang, M. Nowak, and Y. Xie, "Device-architecture co-optimization of STT-RAM based memory for low power embedded systems," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, San Jose, CA, USA, Nov. 2011, pp. 463–470.
- [115] A. F. Vincent, N. Locatelli, J.-O. Klein, W. S. Zhao, S. Galdin-Retailleau, and D. Querlioz, "Analytical macrospin modeling of the stochastic switching time of spin-transfer torque devices," *IEEE Trans. Electron Devices*, vol. 62, no. 1, pp. 164–170, Jan. 2015.
- [116] Y. Huai, "Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects," *AAPPS Bull.*, vol. 18, no. 6, pp. 33–40, Dec. 2008.
- [117] S. Ikeda, K. Miura, H. Yamamoto, K. Mizunuma, H. D. Gan, M. Endo, S. Kanai, J. Hayakawa, F. Matsukura, and H. Ohno, "A perpendicular-anisotropy CoFeB–MgO magnetic tunnel junction," *Nature Mater.*, vol. 9, pp. 721–724, Jul. 2010.
- [118] D. Worledge, G. Hu, D. W. Abraham, J. Sun, P. Trouilloud, J. Nowak, S. Brown, M. Gaidis, E. Osullivan, and R. Robertazzi, "Spin torque switching of perpendicular TaCoFeB/MgO-based magnetic tunnel junctions," *Appl. Phys. Lett.*, vol. 98, no. 2, 2011, Art. no. 022501.
- [119] J. Z. Sun, T. S. Kuan, J. A. Katine, and R. H. Koch, "Spin angular momentum transfer in a current-perpendicular spin-valve nanomagnet," *Proc. SPIE*, vol. 5359, pp. 445–455, Jul. 2004.
- [120] Y. Zhang, W. Zhao, Y. Lakys, J.-O. Klein, J.-V. Kim, D. Ravelosona, and C. Chappert, "Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions," *IEEE Trans. Electron Devices*, vol. 59, no. 3, pp. 819–826, Mar. 2012.
- [121] S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic tunnel junctions for spintronic memories and beyond," *IEEE Trans. Electron Devices*, vol. 54, no. 5, pp. 991–1002, May 2007.
- [122] E. H. Hall, "On a new action of the magnet on electric currents," *Amer. J. Math.*, vol. 2, pp. 287–292, Feb. 1880.
- [123] D. J. Griffiths, *Introduction to Electrodynamics*. London, U.K.: Pearson Education India Learning Private Limited, 2015.
- [124] J. Inoue and H. Ohno, "Taking the Hall effect for a spin," *Science*, vol. 309, no. 5743, pp. 2004–2005, 2005.
- [125] Q. Wang, Y. Xu, R. Lou, Z. Liu, M. Li, Y. Huang, D. Shen, H. Weng, S. Wang, and H. Lei, "Large intrinsic anomalous Hall effect in half-metallic ferromagnet $\text{Co}_3\text{Sn}_2\text{S}_2$ with magnetic Weyl fermions," *Nature Commun.*, vol. 9, no. 1, pp. 1–8, 2018.
- [126] N. Nagaosa, J. Sinova, S. Onoda, A. H. MacDonald, and N. P. Ong, "Anomalous Hall effect," *Rev. Mod. Phys.*, vol. 82, no. 2, pp. 1539–1592, 2010.
- [127] M. I. D'Yakonov and V. I. Perel, "Possibility of orienting electron spins with current," *Soviet J. Exp. Theor. Phys. Lett.*, vol. 13, pp. 467–469, 1971.
- [128] M. I. Dyakonov and V. I. Perel, "Current-induced spin orientation of electrons in semiconductors," *Phys. Lett. A*, vol. 35, no. 6, pp. 459–460, Jul. 1971.
- [129] J. E. Hirsch, "Spin Hall effect," *Phys. Rev. Lett.*, vol. 83, no. 9, pp. 1834–1837, 1999.
- [130] I. Mihal Miron, G. Gaudin, S. Auffret, B. Rodmacq, A. Schuhl, S. Pizzini, J. Vogel, and P. Gambardella, "Current-driven spin torque induced by the Rashba effect in a ferromagnetic metal layer," *Nature Mater.*, vol. 9, no. 3, pp. 230–234, Mar. 2010.
- [131] I. M. Miron, K. Garello, G. Gaudin, P.-J. Zermatten, M. V. Costache, S. Auffret, S. Bandiera, B. Rodmacq, A. Schuhl, and P. Gambardella, "Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection," *Nature*, vol. 476, no. 7359, pp. 189–193, Aug. 2011.
- [132] M. I. Dyakonov, "Spin Hall effect," in *Future Trends in Microelectronics: From Nanophotonics to Sensors and Energy*, S. Luryi, J. Xu, and A. Zaslavsky, Eds. Hoboken, NJ, USA: Wiley, 2010, pp. 251–263.
- [133] L. Liu, O. J. Lee, T. J. Gudmundsen, D. C. Ralph, and R. A. Buhrman, "Current-induced switching of perpendicularly magnetized magnetic layers using spin torque from the spin Hall effect," *Phys. Rev. Lett.*, vol. 109, no. 9, pp. 1–5, Aug. 2012.
- [134] L. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, "Spin-torque switching with the giant spin Hall effect of tantalum," *Science*, vol. 336, no. 6081, pp. 555–558, May 2012.
- [135] J. Kim, J. Sinha, M. Hayashi, M. Yamanouchi, S. Fukami, T. Suzuki, S. Mitani, and H. Ohno, "Layer thickness dependence of the current-induced effective field vector in TaCoFeB/MgO," *Nature Mater.*, vol. 12, no. 3, pp. 240–245, Mar. 2013.
- [136] S. Takahashi and S. Maekawa, "Spin current, spin accumulation and spin Hall effect," *Sci. Technol. Adv. Mater.*, vol. 9, no. 1, pp. 1–11, 2008.
- [137] E. Deng, Z. Wang, J.-O. Klein, G. Prenat, B. Dieny, and W. Zhao, "High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-Hall assistance," *IEEE Trans. Magn.*, vol. 51, no. 11, pp. 1–4, Nov. 2015.
- [138] A. Amirany and R. Rajaei, "Fully nonvolatile and low power full adder based on spin transfer torque magnetic tunnel junction with spin-Hall effect assistance," *IEEE Trans. Magn.*, vol. 54, no. 12, pp. 1–7, Dec. 2018.
- [139] C.-F. Pai, L. Liu, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, "Spin transfer torque devices utilizing the giant spin Hall effect of tungsten," *Appl. Phys. Lett.*, vol. 101, no. 12, Sep. 2012, Art. no. 122404.
- [140] M. Cubukcu, O. Boulle, and M. Drouard, "Spin-orbit torque magnetization switching of a three-terminal perpendicular magnetic tunnel junction," *Appl. Phys. Lett.*, vol. 104, no. 4, 2014, Art. no. 042406.
- [141] A. Van Den Brink, S. Cosemans, S. Cornelissen, M. Manfrini, A. Vaysset, W. Van Roy, T. Min, H. J. M. Swagten, and B. Koopmans, "Spin-Hall-assisted magnetic random access memory," *Appl. Phys. Lett.*, vol. 104, no. 1, 2014, Art. no. 012403.
- [142] G. Yu, P. Upadhyaya, Y. Fan, J. G. Alzate, W. Jiang, K. L. Wong, S. Takei, S. A. Bender, L.-T. Chang, Y. Jiang, M. Lang, J. Tang, Y. Wang, Y. Tserkovnyak, P. K. Amiri, and K. L. Wang, "Switching of perpendicular magnetization by spin-orbit torques in the absence of external magnetic fields," *Nature Nanotechnol.*, vol. 9, pp. 548–554, May 2014.
- [143] L. You, O. Lee, D. Bhowmik, D. Labanowski, J. Hong, J. Bokor, and S. Salahuddin, "Switching of perpendicularly polarized nanomagnets with spin orbit torque without an external magnetic field by engineering a tilted anisotropy," *Proc. Nat. Acad. Sci. USA*, vol. 112, no. 33, pp. 10310–10315, Aug. 2015.
- [144] M. Kazemi, G. E. Rowlands, S. Shi, R. A. Buhrman, and E. G. Friedman, "All-spin-orbit switching of perpendicular magnetization," *IEEE Trans. Electron Devices*, vol. 63, no. 11, pp. 4499–4505, Nov. 2016.
- [145] Y.-C. Lau, D. Betto, K. Rode, J. M. D. Coey, and P. Stamenov, "Spin-orbit torque switching without an external field using interlayer exchange coupling," *Nature Nanotechnol.*, vol. 11, no. 9, pp. 758–762, Sep. 2016.
- [146] Z. Zheng, Y. Zhang, D. Zhu, K. Zhang, X. Feng, Y. He, L. Chen, Z. Zhang, D. Liu, Y. Zhang, P. K. Amiri, and W. Zhao, "Perpendicular magnetization switching by large spin-orbit torques from sputtered $\text{Bi}(2)\text{Te}_3$," *Chin. Phys. B*, vol. 29, no. 7, Jul. 2020, Art. no. 078505.
- [147] Z. Wang, W. Zhao, E. Deng, Y. Zhang, and J.-O. Klein, "Magnetic non-volatile flip-flop with spin-Hall assistance," *Phys. Status Solidi (RRL) - Rapid Res. Lett.*, vol. 9, no. 6, pp. 375–378, Jun. 2015.
- [148] Z. Wang, W. Zhao, E. Deng, J. Klein, and C. Chappert, "Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque," *J. Phys. D, Appl. Phys.*, vol. 48, no. 6, pp. 1–7, 2015.
- [149] V. Garcia, M. Bibes, L. Bocher, S. Valencia, F. Kronast, A. Crassous, X. Moya, S. Enouz-Vedrenne, A. Gloter, D. Imhoff, C. Deranlot, N. D. Mathur, S. Fusil, K. Bouzehouane, A. Barthélémy, "Ferroelectric control of spin polarization," *Science*, vol. 327, no. 5969, pp. 1106–1110, 2010.
- [150] Y.-H. Chu, L. W. Martin, M. B. Holcomb, M. Gajek, S.-J. Han, Q. He, N. Balke, C.-H. Yang, D. Lee, W. Hu, Q. Zhan, P.-L. Yang, A. Fraile-Rodríguez, A. Scholl, S. X. Wang, and R. Ramesh, "Electric-field control of local ferromagnetism using a magnetoelectric multiferroic," *Nature Mater.*, vol. 7, no. 6, pp. 478–482, Jun. 2008.
- [151] J. Deng, G. Liang, and G. Gupta, "Ultrafast and low-energy switching in voltage-controlled elliptical pMTJ," *Sci. Rep.*, vol. 7, no. 1, pp. 1–10, Dec. 2017.
- [152] W. Kang, Y. Ran, W. Lv, Y. Zhang, and W. Zhao, "High-speed, low-power, magnetic non-volatile flip-flop with voltage-controlled, magnetic anisotropy assistance," *IEEE Magn. Lett.*, vol. 7, pp. 1–5, 2016.

- [153] H. Lee, F. Ebrahimi, P. K. Amiri, and K. L. Wang, "Low-power and high-density spintronic programmable logic (SPL) using voltage-gated spin Hall effect in magnetic tunnel junctions," *IEEE Magn. Lett.*, vol. 6, pp. 1–4, 2016.
- [154] C. Song, B. Cui, F. Li, X. Zhou, and F. Pan, "Recent progress in voltage control of magnetism: Materials, mechanisms, and performance," *Prog. Mater. Sci.*, vol. 87, pp. 33–82, Jun. 2017.
- [155] K. L. Wang, H. Lee, and P. Khalili Amiri, "Magnetoelectric random access memory-based circuit design by using voltage-controlled magnetic anisotropy in magnetic tunnel junctions," *IEEE Trans. Nanotechnol.*, vol. 14, no. 6, pp. 992–997, Nov. 2015.
- [156] H. Ohno, D. Chiba, F. Matsukura, T. Omiya, E. Abe, T. Dietl, Y. Ohno, and K. Ohtani, "Electric-field control of ferromagnetism," *Nature*, vol. 408, no. 6815, pp. 944–946, Dec. 2000.
- [157] Y. Shiota, T. Nozaki, F. Bonell, S. Murakami, T. Shinjo, and Y. Suzuki, "Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses," *Nature Mater.*, vol. 11, no. 1, pp. 39–43, Jan. 2012.
- [158] S. Kanai, M. Yamanouchi, S. Ikeda, Y. Nakatani, F. Matsukura, and H. Ohno, "Electric field-induced magnetization reversal in a perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction," *Appl. Phys. Lett.*, vol. 101, no. 12, Sep. 2012, Art. no. 122403.
- [159] J. G. A. Vinasco, "Voltage-controlled magnetic dynamics in nanoscale magnetic tunnel junctions," Ph.D. Dissertation, Dept. Elect. Eng., Univ. California, Los Angeles, CA, USA, 2014.
- [160] W. Kang, Y. Ran, Y. Zhang, W. Lv, and W. Zhao, "Modeling and exploration of the voltage-controlled magnetic anisotropy effect for the next-generation low-power and high-speed MRAM applications," *IEEE Trans. Nanotechnol.*, vol. 16, no. 3, pp. 387–395, May 2017.
- [161] J. G. Alzate, P. K. Amiri, P. Upadhyaya, S. S. Cherepov, J. Zhu, M. Lewis, R. Dorrance, J. A. Katine, J. Langer, and K. Galatsis, "Voltage-induced switching of nanoscale magnetic tunnel junctions," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2012, pp. 29.5.1–29.5.4.
- [162] Y. Shiota, S. Miwa, T. Nozaki, F. Bonell, N. Mizuochi, T. Shinjo, H. Kubota, S. Yuasa, and Y. Suzuki, "Pulse voltage-induced dynamic magnetization switching in magnetic tunneling junctions with high resistance-area product," *Appl. Phys. Lett.*, vol. 101, no. 10, Sep. 2012, Art. no. 102406.
- [163] P. K. Amiri, K. L. Wang, and K. Galatsis, "Voltage-controlled magnetic anisotropy (VCMA) switch and magneto-electric memory (MeRAM)," U.S. Patent 9 324 403 B2, Apr. 26, 2016.
- [164] S. Kanai, Y. Nakatani, M. Yamanouchi, S. Ikeda, H. Sato, F. Matsukura, and H. Ohno, "Magnetization switching in a CoFeB/MgO magnetic tunnel junction by combining spin-transfer torque and electric field-effect," *Appl. Phys. Lett.*, vol. 104, no. 21, May 2014, Art. no. 212406.
- [165] J. C. Slonczewski, "Theory of magnetic hysteresis in films and its application to computers," *IEEE Trans. Magn.*, vol. 45, no. 1, pp. 8–14, Jan. 2009.
- [166] J. Z. Sun, "Spin-current interaction with a monodomain magnetic body: A model study," *Phys. Rev. B, Condens. Matter*, vol. 62, no. 1, pp. 570–578, Jul. 2000.
- [167] Z. Li and S. Zhang, "Magnetization dynamics with a spin-transfer torque," *Phys. Rev. B, Condens. Matter*, vol. 68, no. 2, 2003 Art. no. 024404.
- [168] J. Xiao, A. Zangwill, and M. D. Stiles, "Macrospin models of spin transfer dynamics," *Phys. Rev. B, Condens. Matter*, vol. 72, no. 1, pp. 1–13, Jul. 2005.
- [169] B. Das and W. C. Black, "A generalized HSPICETM macro-model for pinned spin dependent tunneling devices," *IEEE Trans. Magn.*, vol. 35, pp. 2889–2891, 1999.
- [170] B. Das, W. C. Black, and A. V. Pohm, "Universal HSPICE macromodel for giant magnetoresistance memory bits," *IEEE Trans. Magn.*, vol. 36, no. 4, pp. 2062–2072, Jul. 2000.
- [171] S. Lee, S. Lee, H. Shin, and D. Kim, "Advanced HSPICE macro-model for magnetic tunnel junction," *Jpn. J. Appl. Phys.*, vol. 44, no. 4, pp. 2696–2700, Apr. 2005.
- [172] M. Kazemi, G. E. Rowlands, E. Ipek, R. A. Buhman, and E. G. Friedman, "Compact model for Spin-Orbit magnetic tunnel junctions," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 848–855, Feb. 2016.
- [173] Y. Zhang, W. Zhao, G. Prenat, T. Devolder, J.-O. Klein, C. Chappert, B. Dieny, and D. Ravelosona, "Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications," *IEEE Trans. Magn.*, vol. 49, no. 7, pp. 4375–4378, Jul. 2013.
- [174] A. S. Roy, A. Sarkar, and S. P. Mudanai, "Compact modeling of magnetic tunneling junctions," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 652–658, Feb. 2016.
- [175] M. M. Torunbalci, P. Upadhyaya, S. A. Bhawe, and K. Y. Camsari, "Modular compact modeling of MTJ devices," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4628–4634, Oct. 2018.
- [176] H. Lim, S. Lee, and H. Shin, "A survey on the modeling of magnetic tunnel junctions for circuit simulation," *Act. Passive Electron. Compon.*, vol. 2016, pp. 1–12, May 2016.
- [177] Z. Xu, C. Yang, M. Mao, K. B. Sutaria, C. Chakrabarti, and Y. Cao, "Compact modeling of STT-MTJ devices," *Solid-State Electron.*, vol. 102, pp. 76–81, Dec. 2014.
- [178] Z. Xu, K. B. Sutaria, C. Yang, C. Chakrabarti, and Y. Cao, "Compact modeling of STT-MTJ for SPICE simulation," in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, Bucharest, Romania, Sep. 2013, pp. 338–341.
- [179] G. Wang, Y. Zhang, J. Wang, Z. Zhang, K. Zhang, Z. Zheng, J.-O. Klein, D. Ravelosona, Y. Zhang, and W. Zhao, "Compact modeling of perpendicular-magnetic-anisotropy double-barrier magnetic tunnel junction with enhanced thermal stability recording structure," *IEEE Trans. Electron Devices*, vol. 66, no. 5, pp. 2431–2436, May 2019.
- [180] H. Liu and T. Ohsawa, "User-friendly compact model of magnetic tunnel junctions for circuit simulation based on switching probability," in *Proc. Int. Symp. VLSI Design, Autom. Test (VLSI-DAT)*, Hsinchu, Taiwan, Apr. 2019, pp. 1–4.
- [181] J. D. Harms, F. Ebrahimi, X. Yao, and J.-P. Wang, "SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1425–1430, Jun. 2010.
- [182] M. Mierzwiński, P. O. Halloran, B. Troyanovsky, and R. Dutton, "Changing the paradigm for compact model integration in circuit simulators using Verilog-A," in *Proc. Tech. Nanotechnol. Conf. Trade Show*, 2003, pp. 376–379.
- [183] J.-B. Kammerer, L. Hebrard, M. Hehn, F. Braun, P. Alnot, and A. Schuhl, "Compact modeling of a magnetic tunnel junction using VHDL-AMS: Computer aided design of a two-axis magnetometer," in *Proc. IEEE Sensors*, Vienna, Austria, Oct. 2004, pp. 1558–1561.
- [184] M. Madec, J.-B. Kammerer, F. Pregaldiny, L. Hebrard, and C. Lallemand, "Compact modeling of magnetic tunnel junction," in *Proc. Joint 6th Int. IEEE Northeast Workshop Circuits Syst. TAISA Conf.*, Montreal, QC, Canada, Jun. 2008, pp. 229–232.
- [185] L.-B. Faber, W. Zhao, J.-O. Klein, T. Devolder, and C. Chappert, "Dynamic compact model of spin-transfer torque based magnetic tunnel junction (MTJ)," in *Proc. 4th Int. Conf. Design Technol. Integr. Syst. Nanoscal Era*, Cairo, Egypt, Apr. 2009, pp. 130–135.
- [186] M. Madec, J.-B. Kammerer, and L. Hébrard, "Compact modeling of a magnetic tunnel junction—Part II: Tunneling current model," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1416–1424, Jun. 2010.
- [187] E. Linda, "Modeling spintronics devices in Verilog-A for use with industry-standard simulation tools," Ph.D. Dissertation, Dept. Elect. Eng. Comput. Sci., Oregon State Univ., Corvallis, OR, USA, 2011.
- [188] W. Zhao, E. Belhaire, Q. Mistral, C. Chappert, V. Javerliac, B. Dieny, and E. Nicolle, "Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design," in *Proc. IEEE Int. Behav. Model. Simul. Workshop*, San Jose, CA, USA, Sep. 2006, pp. 40–43.
- [189] B. Oliver, G. Tuttle, Q. He, X. Tang, and J. Nowak, "Two breakdown mechanisms in ultrathin alumina barrier magnetic tunnel junctions," *J. Appl. Phys.*, vol. 95, no. 3, pp. 1315–1322, Feb. 2004.
- [190] M. Wang, Y. Zhang, X. Zhao, and W. Zhao, "Tunnel junction with perpendicular magnetic anisotropy: Status and challenges," *Micromachines*, vol. 6, no. 8, pp. 1023–1045, Aug. 2015.
- [191] Y. Wang, H. Cai, L. A. B. Naviner, Y. Zhang, J. O. Klein, and W. S. Zhao, "Compact thermal modeling of spin transfer torque magnetic tunnel junction," *Microelectron. Rel.*, vol. 55, nos. 9–10, pp. 1649–1653, Aug. 2015.
- [192] Y. Wang, H. Cai, L. A. D. B. Naviner, Y. Zhang, X. Zhao, E. Deng, J.-O. Klein, and W. Zhao, "Compact model of dielectric breakdown in spin-transfer torque magnetic tunnel junction," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1762–1767, Apr. 2016.
- [193] J. H. Lim, N. Raghavan, S. Mei, K. H. Lee, S. M. Noh, J. H. Kwon, E. Quek, and K. L. Pey, "Asymmetric dielectric breakdown behavior in MgO based magnetic tunnel junctions," *Microelectron. Eng.*, vol. 178, pp. 308–312, Jun. 2017.

- [194] A. A. Khan, J. Schmalhorst, A. Thomas, O. Schebaum, and G. Reiss, "Dielectric breakdown in Co-Fe-B/MgO/Co-Fe-B magnetic tunnel junction," *J. Appl. Phys.*, vol. 103, no. 12, Jun. 2008, Art. no. 123705.
- [195] K. Hosotani, M. Nagamine, T. Ueda, H. Aikawa, S. Ikegawa, Y. Asao, H. Yoda, and A. Nitayama, "Effect of self-heating on time-dependent dielectric breakdown in ultrathin MgO magnetic tunnel junctions for spin torque transfer switching magnetic random access memory," *Jpn. J. Appl. Phys.*, vol. 49, no. 4, Apr. 2010, Art. no. 04DD15.
- [196] D. V. Dimitrov, Z. Gao, X. Wang, W. Jung, X. Lou, and O. G. Heinonen, "Dielectric breakdown of MgO magnetic tunnel junctions," *Appl. Phys. Lett.*, vol. 94, no. 12, 2009, Art. no. 123110.
- [197] A. Schaldenbrand. *Analog Reliability Analysis for Mission-Critical Applications*. Accessed: Sep. 17, 2019. [Online]. Available: https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/tools/custom-ic-analog-rf-design/rethinking-reliability-wp.pdf
- [198] D. J. Wilkins. *The Bathtub Curve and Product Failure Behavior Part One—The Bathtub Curve, Infant Mortality and Burn-in*. Accessed: May 17, 2020. [Online]. Available: <https://www.weibull.com/hotwire/issue21/hottopics21.htm>
- [199] P. E. Nicollian, "Physics of trap generation and electrical breakdown in ultra-thin SiO₂ and SION gate dielectric materials," Ph.D. Dissertation, Dept. Elect. Eng., Univ. Twente, Enschede, The Netherlands, 2007.
- [200] G. E. Moore, "Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff," *IEEE Solid-State Circuits Soc. Newslett.*, vol. 11, no. 3, pp. 33–35, Sep. 2006.
- [201] A. Zhang, C. Huang, T. Guo, A. Chen, S. Guo, R. Wang, R. Huang, and J. Xie, "Reliability variability simulation methodology for IC design: An EDA perspective," in *IEDM Tech. Dig.*, Dec. 2015, pp. 11.5.1–11.5.4.
- [202] S. Liao, C. Huang, and A. C. J. X. T. Guo. (Dec. 2016). *New Generation Reliability Model*. Accessed: Sep. 2019. [Online]. Available: http://www.mos-ak.org/berkeley_2016/publications/T11_Xie_MOS-AK_Berkeley_2016.pdf
- [203] K.-U. Giering, C. Sohrmann, G. Rzepa, L. Heis, T. Grasser, and R. Jancke, "NBTI modeling in analog circuits and its application to long-term aging simulations," in *Proc. IEEE Int. Integr. Rel. Workshop Final Rep. (IIRW)*, South Lake Tahoe, CA, USA, Oct. 2014, pp. 29–34.
- [204] E. Anolick and G. Nelson, "Low field time dependent dielectric integrity," in *Proc. 17th Int. Rel. Phys. Symp. (IRPS)*, San Diego, CA, USA, Apr. 1979, pp. 8–12.
- [205] D. L. Crook, "Method of determining reliability screens for time dependent dielectric breakdown," in *Proc. 17th Int. Rel. Phys. Symp.*, San Diego, CA, USA, Apr. 1979, pp. 1–7.
- [206] A. Berman "Time-zero dielectric reliability test by a ramp method," in *Proc. 19th Int. Reliab. Phys. Symp.*, Las Vegas, NV, USA, Apr. 1981, pp. 204–209.
- [207] J. W. McPherson and D. A. Baglee, "Acceleration factors for thin gate oxide stressing," in *Proc. 23rd Int. Rel. Phys. Symp.*, Orlando, FL, USA, Mar. 1985, pp. 1–5.
- [208] G. A. Swartz, "Gate oxide integrity of NMOS transistor arrays," *IEEE Trans. Electron Devices*, vol. 33, no. 11, pp. 1826–1829, Nov. 1986.
- [209] K. C. Boyko and D. L. Gerlach, "Time dependent dielectric breakdown at 210 AA oxides," in *Proc. 27th Annu. Int. Rel. Phys. Symp.*, Phoenix, AZ, USA, Apr. 1989, pp. 1–8.
- [210] J. S. Suehle, P. Chaparala, C. Messick, W. M. Miller, and K. C. Boyko, "Field and temperature acceleration of time-dependent dielectric breakdown in intrinsic thin SiO₂," in *Proc. IEEE Int. Rel. Phys. Symp.*, San Jose, CA, USA, Apr. 1994, pp. 120–125.
- [211] P. Chaparala, J. S. Suehle, C. Messick, and M. Roush, "Electric field dependent dielectric breakdown of intrinsic SiO₂ films under dynamic stress," in *Proc. Int. Rel. Phys. Symp.*, Dallas, TX, USA, Apr./May 1996, pp. 61–66.
- [212] M. Kimura, "Oxide breakdown mechanism and quantum physical chemistry for time-dependent dielectric breakdown," in *Proc. 35th Annu. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 1997, pp. 190–200.
- [213] J. S. Suehle and P. Chaparala, "Low electric field breakdown of thin SiO₂ films under static and dynamic stress," *IEEE Trans. Electron Devices*, vol. 44, no. 5, pp. 801–808, May 1997.
- [214] J. W. McPherson and H. C. Mogul, "Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO₂ thin films," *J. Appl. Phys.*, vol. 84, no. 3, pp. 1513–1523, Aug. 1998.
- [215] K. P. Cheung, "A physics-based, unified gate-oxide breakdown model," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 1999, pp. 719–722.
- [216] J. W. McPherson, R. B. Khamankar, and A. Shanware, "Complementary model for intrinsic time-dependent dielectric breakdown in SiO₂ dielectrics," *J. Appl. Phys.*, vol. 88, no. 9, pp. 5351–5359, Nov. 2000.
- [217] J. W. McPherson, J. Kim, A. Shanware, H. Mogul, and J. Rodriguez, "Trends in the ultimate breakdown strength of high dielectric-constant materials," *IEEE Trans. Electron Devices*, vol. 50, no. 8, pp. 1771–1778, Aug. 2003.
- [218] J. W. McPherson, "Determination of the nature of molecular bonding in silica from time-dependent dielectric breakdown data," *J. Appl. Phys.*, vol. 95, no. 12, pp. 8101–8109, Jun. 2004.
- [219] T. Pompl, K. H. Allers, R. Schwab, k. Hofmann, and M. Roehner, "Change of acceleration behavior of time-dependent dielectric breakdown by the BEOL process: Indications for hydrogen induced transition in dominant degradation mechanism," in *IEEE Int. Rel. Phys. Symp.*, San Jose, CA, USA, Apr. 2005, pp. 388–397.
- [220] J. W. McPherson, "Quantum mechanical treatment of Si-O bond breakage in silica under time dependent dielectric breakdown testing," in *Proc. IEEE Int. Rel. Phys. Symp. 45th Annu.*, Phoenix, AZ, USA, Apr. 2007, pp. 209–216.
- [221] D. Dumin, *Oxide Reliability: A Summary of Silicon Oxide Wearout, Breakdown, and Reliability*. Singapore: World Scientific, 2002.
- [222] A. W. Strong, E. Y. Wu, R.-P. Vollertsen, J. Sune, G. L. Rosa, S. E. Rauch, III, and T. D. Sullivan, *Reliability Wearout Mechanisms in Advanced CMOS Technologies*. Hoboken, NJ, USA: Wiley, USA, 2009.
- [223] J. W. McPherson, *Reliability Physics and Engineering: Time-To-Failure Modeling*. New York, NY, USA: Springer, 2010.
- [224] I. C. Chen, S. Holland, and C. Hut, "A quantitative physical model for time-dependent breakdown in SiO₂," in *Proc. 23rd Int. Rel. Phys. Symp.*, Orlando, FL, USA, Mar. 1985, pp. 24–31.
- [225] J. W. McPherson, "Time dependent dielectric breakdown physics—models revisited," *Microelectron. Rel.*, vol. 52, nos. 9–10, pp. 1753–1760, Sep. 2012.
- [226] A. A. Khan, "Analysis of dielectric breakdown in CoFeB/MgO/CoFeB magnetic tunnel junction," *Microelectron. Rel.*, vol. 55, no. 6, pp. 894–902, May 2015.
- [227] B. Oliver, Q. He, X. Tang, and J. Nowak, "Dielectric breakdown in magnetic tunnel junctions having an ultrathin barrier," *J. Appl. Phys.*, vol. 91, no. 7, pp. 4348–4352, Apr. 2002.
- [228] C. Yoshida, M. Kurasawa, Y. Min Lee, K. Tsunoda, M. Aoki, and Y. Sugiyama, "A study of dielectric breakdown mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction," in *Proc. IEEE Int. Rel. Phys. Symp.*, Montreal, QC, Canada, Apr. 2009, pp. 139–142.
- [229] J. Lee, I.-C. Chen, and C. Hu, "Statistical modeling of silicon dioxide reliability," in *Proc. 26th Annu. Proc. Rel. Phys. Symp.*, Monterey, CA, USA, Apr. 1988, pp. 131–138.
- [230] R. Moazzami, J. C. Lee, and C. Hu, "Temperature acceleration of time-dependent dielectric breakdown," *IEEE Trans. Electron Devices*, vol. 36, no. 11, pp. 2462–2465, Nov. 1989.
- [231] K. F. Schuegraf and C. Hu, "Hole injection oxide breakdown model for very low voltage lifetime extrapolation," in *Proc. 31st Annu. Proc. Rel. Phys.*, Atlanta, GA, USA, 1993, pp. 7–12.
- [232] C. Hu and Q. Lu, "A unified gate oxide reliability model," in *Proc. IEEE Int. Rel. Phys. Symp. 37th Annu.*, San Diego, CA, USA, Mar. 1999, pp. 47–51.
- [233] J. W. McPherson and D. A. Baglee, "Acceleration factors for thin oxide breakdown," *J. Electrochem. Soc.*, vol. 132, no. 8, pp. 1903–1908, Aug. 1985.
- [234] J. W. McPherson, "Stress dependent activation energy," in *Proc. 24th Int. Rel. Phys. Symp.*, Anaheim, CA, USA, Apr. 1986, pp. 12–18.
- [235] J. W. McPherson, V. K. Reddy, and H. C. Mogul, "Field-enhanced Si-Si bond-breakage mechanism for time-dependent dielectric breakdown in thin-film SiO₂ dielectrics," *Appl. Phys. Lett.*, vol. 71, no. 8, pp. 1101–1103, Aug. 1997.
- [236] J. W. McPherson and H. C. Mogul, "Impact of mixing of disturbed bonding states on time-dependent dielectric breakdown in SiO₂ thin films," *Appl. Phys. Lett.*, vol. 71, no. 25, pp. 3721–3723, Dec. 1997.
- [237] B. K. Oliver, "Ultra-thin alumina barrier magnetic tunnel junctions," Ph.D. Dissertation, Dept. Elect. Comput. Eng., Iowa State Univ., Ames, Iowa, 2003.

- [238] H. Lv, D. C. Leita, Z. Hou, P. P. Freitas, S. Cardoso, T. Kämpfe, J. Müller, J. Langer, and J. Wrona, "Barrier breakdown mechanism in nano-scale perpendicular magnetic tunnel junctions with ultrathin MgO barrier," *AIP Adv.*, vol. 8, no. 5, May 2018, Art. no. 055908.
- [239] B. Oliver, Q. He, X. Tang, and J. Nowak, "Tunneling criteria and breakdown for low resistive magnetic tunnel junctions," *J. Appl. Phys.*, vol. 94, no. 3, pp. 1783–1786, Aug. 2003.
- [240] X. Lin, W. Yang, K. L. Wang, and W. Zhao, "Two-dimensional spintronics for low-power electronics," *Nature Electron.*, vol. 2, no. 7, pp. 274–283, Jul. 2019.
- [241] N. Maciel, E. Marques, L. Naviner, Y. Zhou, and H. Cai, "Magnetic tunnel junction applications," *Sensors*, vol. 20, no. 1, pp. 1–20, 2020.
- [242] S. Umesh and S. Mittal, "A survey of spintronic architectures for processing-in-memory and neural networks," *J. Syst. Archit.*, vol. 97, pp. 349–372, Aug. 2019.
- [243] S. Mangin, D. Ravelosona, J. A. Katine, M. J. Carey, B. D. Terris, and E. E. Fullerton, "A perpendicular anisotropy CoFeB–MgO magnetic tunnel junction," *Nature Mater.*, vol. 5, pp. 721–724, Jul. 2010.
- [244] C. Chappert, A. Fert, and F. N. Van Dau, "The emergence of spin electronics in data storage," *Nature Mater.*, vol. 6, no. 11, pp. 813–823, 2007.
- [245] B. Jinnai, K. Watanabe, S. Fukami, and H. Ohno, "Scaling magnetic tunnel junction down to single-digit nanometers—Challenges and prospects," *Appl. Phys. Lett.*, vol. 116, no. 16, Apr. 2020, Art. no. 160501.
- [246] L. Chen, T.-Y. Wang, Y.-W. Dai, M.-Y. Cha, H. Zhu, Q.-Q. Sun, S.-J. Ding, P. Zhou, L. Chua, and D. W. Zhang, "Ultra-low power Hf_{0.5}Zr_{0.5}O₂ based ferroelectric tunnel junction synapses for hardware neural network applications," *Nanoscale*, vol. 10, no. 33, pp. 15826–15833, 2018.
- [247] Z. Wang, W. Zhao, W. Kang, Y. Zhang, J.-O. Klein, D. Ravelosona, and C. Chappert, "Compact modelling of ferroelectric tunnel memristor and its use for neuromorphic simulation," *Appl. Phys. Lett.*, vol. 104, no. 5, Feb. 2014, Art. no. 053505.
- [248] Z. Wang, W. Zhao, W. Kang, A. Bouchenak-Khelladi, Y. Zhang, Y. Zhang, J.-O. Klein, D. Ravelosona, and C. Chappert, "A physics based compact model of ferroelectric tunnel junction for memory and logic design," *J. Phys. D, Appl. Phys.*, vol. 47, no. 4, pp. 1–9, 2013.
- [249] S. Deb and A. Chattopadhyay, "Spintronic device-structure for low-energy XOR logic using domain wall motion," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Sapporo, Japan, May 2019, pp. 1–5, doi: 10.1109/ISCAS.2019.8702160.
- [250] K. Huang and R. Zhao, "Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 9, pp. 2861–2872, Sep. 2016.
- [251] A. Roohi, R. Zand, and R. F. DeMara, "A tunable majority gate-based full adder using current-induced domain wall nanomagnets," *IEEE Trans. Magn.*, vol. 52, no. 8, pp. 1–7, Aug. 2016.
- [252] H.-P. Trinh, D. Ravelosona, C. Chappert, J.-O. Klein, Y. Zhang, and W. S. Zhao, "Domain wall motion based magnetic adder," *Electron. Lett.*, vol. 48, no. 17, pp. 1049–1051, Aug. 2012.
- [253] S. S. P. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory," *Science*, vol. 320, no. 5873, pp. 190–194, 2008.
- [254] S. Parkin and S.-H. Yang, "Memory on the racetrack," *Nature Nanotechnol.*, vol. 10, no. 3 pp. 195–198, 2015.
- [255] G. Wang, Y. Zhang, B. Zhang, B. Wu, J. Nan, X. Zhang, Z. Zhang, J.-O. Klein, D. Ravelosona, Z. Wang, Y. Zhang, and W. Zhao, "Ultra-dense ring-shaped racetrack memory cache design," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 1, pp. 215–225, Jan. 2019.
- [256] Z. Luo, A. Hrabec, T. P. Dao, G. Sala, S. Finizio, J. Feng, S. Mayr, J. Raabe, P. Gambardella, and L. J. Heyderman, "Current-driven magnetic domain-wall logic," *Nature*, vol. 579, pp. 214–218, 2020.
- [257] X. Xing, P. W. T. Pong, and Y. Zhou, "Skyrmion domain wall collision and domain wall-gated skyrmion logic," *Phys. Rev. B, Condens. Matter*, vol. 94, no. 5, pp. 1–11, Aug. 2016.
- [258] M. G. Mankalale, Z. Zhao, J.-P. Wang, and S. S. Sapatnekar, "SkyLogic—A proposal for a skyrmion-based logic device," *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1990–1996, Apr. 2019, doi: 10.1109/TED.2019.2899263.
- [259] Z. Zhang, Y. Zhu, Y. Zhang, K. Zhang, J. Nan, Z. Zheng, Y. Zhang, and W. Zhao, "Skyrmion-based ultra-low power electric-field-controlled reconfigurable (SUPER) logic gate," *IEEE Electron Device Lett.*, vol. 40, no. 12, pp. 1984–1987, Dec. 2019, doi: 10.1109/LED.2019.2946863.
- [260] H. Zhang, D. Zhu, W. Kang, Y. Zhang, and W. Zhao, "Stochastic computing implemented by skyrmionic logic devices," *Phys. Rev. A, Gen. Phys. Appl.*, vol. 13, no. 5, pp. 1–12, May 2020.
- [261] B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory," *Nature Nanotechnol.*, vol. 5, no. 4, pp. 266–270, Apr. 2010.
- [262] J. Kim, A. Paul, P. A. Crowell, S. J. Koester, S. S. Sapatnekar, J.-P. Wang, and C. H. Kim, "Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor," *Proc. IEEE*, vol. 103, no. 1, pp. 106–130, Jan. 2015.
- [263] Q. An, L. Su, J.-O. Klein, S. Le Beux, I. O'Connor, and W. Zhao, "Full-adder circuit design based on all-spin logic device," in *Proc. IEEE/ACM Int. Symp. Nanosc. Archit. (NANOARCH)*, Boston, MA, USA, Jul. 2015, pp. 163–168.
- [264] M. Patra and S. K. Maiti, "All-spin logic operations: Memory device and reconfigurable computing," *EPL (Europhys. Lett.)*, vol. 121, no. 3, p. 38004, Feb. 2018.
- [265] Q. An, S. Le Beux, I. O'Connor, J. O. Klein, and W. Zhao, "Arithmetic logic unit based on all-spin logic devices," in *Proc. 15th IEEE Int. New Circuits Syst. Conf. (NEWCAS)*, Strasbourg, France, Jun. 2017, pp. 317–320.
- [266] X. Yao, J. Harms, A. Lyle, F. Ebrahimi, Y. Zhang, and J.-P. Wang, "Magnetic tunnel junction-based spintronic logic units operated by spin transfer torque," *IEEE Trans. Nanotechnol.*, vol. 11, no. 1, pp. 120–126, Jan. 2012.
- [267] Y. Zhang, Z. Zhang, L. Wang, J. Nan, Z. Zheng, X. Li, K. Wong, Y. Wang, J.-O. Klein, P. Khalili Amiri, Y. Zhang, K. L. Wang, and W. Zhao, "Partial spin absorption induced magnetization switching and its voltage-assisted improvement in an asymmetrical all spin logic device at the mesoscopic scale," *Appl. Phys. Lett.*, vol. 111, no. 5, Jul. 2017, Art. no. 052407.
- [268] M. Yang, J. Luo, Y. Ji, H.-Z. Zheng, K. Wang, Y. Deng, Z. Wu, K. Cai, K. W. Edmonds, Y. Li, Y. Sheng, S. Wang, and Y. Cui, "Spin logic devices via electric field controlled magnetization reversal by spin-orbit torque," *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1554–1557, Sep. 2019.
- [269] W. Aspray, "John von Neumann's contributions to computing and computer science," *Ann. Hist. Comput.*, vol. 11, no. 3, pp. 189–195, Jul./Sep. 1989.
- [270] Aspray, W. *John von Neumann and the Origins of Modern Computing*. Cambridge, MA, USA: MIT Press, 1990.
- [271] M. D. Godfrey and D. F. Hendry, "The computer as von Neumann planned it," *IEEE Ann. Hist. Comput.*, vol. 15, no. 1, pp. 11–21, 1993.
- [272] R. Eigenmann and D. J. Lilja, "Von Neumann computers," in *Wiley Encyclopedia of Electrical and Electronics Engineering*, J. G. Webster, Ed. Hoboken, NJ, USA: Wiley, 1998, pp. 387–400.
- [273] A. W. Burks, H. H. Goldstine, and J. Von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," in *The Origins of Digital Computers*, B. Randell, Ed. Berlin, Germany: Springer, 1982, pp. 399–413.
- [274] W. H. Kautz, "Cellular logic-in-memory arrays," *IEEE Trans. Comput.*, vol. C-18, no. 8, pp. 719–727, Aug. 1969.
- [275] H. S. Stone, "A Logic-in-Memory computer," *IEEE Trans. Comput.*, vol. C-19, no. 1, pp. 73–78, Jan. 1970.
- [276] M. A. Zidan, J. P. Strachan, and W. D. Lu, "The future of electronics based on memristive systems," *Nature Electron.*, vol. 1, no. 1, pp. 22–29, Jan. 2018.
- [277] M. Gao, G. Ayers, and C. Kozyrakis, "Practical near-data processing for in-memory analytics frameworks," in *Proc. Int. Conf. Parallel Archit. Compilation (PACT)*, San Francisco, CA, USA, Oct. 2015, pp. 113–124.
- [278] K. Chen, S. Li, N. Muralimanohar, J. Ho Ahn, J. B. Brockman, and N. P. Jouppi, "CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, Dresden, Germany, Mar. 2012, pp. 33–38.
- [279] A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim, "NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules," in *Proc. IEEE 21st Int. Symp. High Perform. Comput. Archit. (HPCA)*, Burlingame, CA, USA, Feb. 2015, pp. 283–295.
- [280] V. Seshadri and O. Mutlu, "The processing using memory paradigm: In-DRAM bulk copy, initialization, bitwise AND and OR," 2016, *arXiv:1610.09603*. [Online]. Available: <http://arxiv.org/abs/1610.09603>
- [281] W. Kang, E. Deng, Z. Wang, and W. Zhao, "Spintronic logic-in-memory paradigms and implementations," in *Applications of Emerging Memory Technology*, M. Suri, Ed. Singapore: Springer, 2020, ch. 9, pp. 215–229.

- [282] Z. Chowdhury, J. D. Harms, S. K. Khatamifard, M. Zabih, Y. Lv, A. P. Lyle, S. S. Sapattekar, U. R. Karpuzcu, and J.-P. Wang, "Efficient in-memory processing using spintronics," *IEEE Comput. Archit. Lett.*, vol. 17, no. 1, pp. 42–46, Jan. 2018.
- [283] S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, and Y. Xie, "Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories," in *Proc. 53rd Annu. Design Autom. Conf. (DAC)*, Austin, TX, USA, 2016, pp. 1–6.
- [284] Z. Luo, C. Xiong, X. Zhang, Z.-G. Guo, J. Cai, and X. Zhang, "Extremely large magnetoresistance at low magnetic field by coupling the nonlinear transport effect and the anomalous Hall effect," *Adv. Mater.*, vol. 28, no. 14, pp. 2760–2764, Apr. 2016.
- [285] Z. Luo, Z. Lu, C. Xiong, T. Zhu, W. Wu, Q. Zhang, H. Wu, X. Zhang, and X. Zhang, "Reconfigurable magnetic logic combined with nonvolatile memory writing," *Adv. Mater.*, vol. 29, no. 4, pp. 1–6, 2017.
- [286] Y. Pu, H. Mou, Z. Lu, S. Nawaz, G. Wang, Z. Zhang, Y. Yang, X. Zhang, and X. Zhang, "Speed enhancement of magnetic logic-memory device by insulator-to-metal transition," *Appl. Phys. Lett.*, vol. 117, no. 2, Jul. 2020, Art. no. 022407.
- [287] K. Zhang, K. Cao, Y. Zhang, Z. Huang, W. Cai, J. Wang, J. Nan, G. Wang, Z. Zheng, L. Chen, Z. Zhang, Y. Zhang, S. Yan, and W. Zhao, "Rectified tunnel magnetoresistance device with high on/off ratio for in-memory computing," *IEEE Electron Device Lett.*, vol. 41, no. 6, pp. 928–931, Jun. 2020.
- [288] G. Finocchio, M. D. Ventra, K. Y. Camsari, K. Everschor-Sitte, P. K. Amiri, and Z. Zeng, "The promise of spintronics for unconventional computing," 2019, *arXiv:1910.07176*. [Online]. Available: <http://arxiv.org/abs/1910.07176>
- [289] Y. Gang, W. Zhao, J.-O. Klein, C. Chappert, and P. Mazoyer, "A high-reliability, low-power magnetic full adder," *IEEE Trans. Magn.*, vol. 47, no. 11, pp. 4611–4616, Nov. 2011.
- [290] A. Mochizuki, H. Kimura, M. Ibuki, and T. Hanyu, "TMR-based logic-in-memory circuit for low power VLSI," *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.*, vol. 88, no. 6, pp. 1408–1415, 2005.
- [291] T. M. Maffitt, J. K. DeBrosse, J. A. Gabric, E. T. Gow, M. C. Lamorey, J. S. Parenteau, D. R. Willmott, M. A. Wood, and W. J. Gallagher, "Design considerations for MRAM," *IBM J. Res. Dev.*, vol. 50, no. 1, pp. 25–39, Jan. 2006.
- [292] W. C. Black and B. Das, "Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited)," *J. Appl. Phys.*, vol. 87, no. 9, pp. 6674–6679, May 2000.
- [293] W. Zhao, C. Chappert, V. Javerliac, and J.-P. Noziere, "High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits," *IEEE Trans. Magn.*, vol. 45, no. 10, pp. 3784–3787, Oct. 2009.
- [294] M. Alioto and P. Gaerano, *Model and design of Bipolar and MOS Current-Mode logic: CML, ECL and SCL Digital Circuits*. Springer US, 2006.
- [295] W. Kang, D. Ravelosona, J.-O. Klein, C. Chappert, W. Zhao, and Y. Zhang, "High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory," *Electron. Lett.*, vol. 49, no. 20, pp. 1283–1285, Sep. 2013.
- [296] W. Kang, E. Deng, J.-O. Klein, Y. Zhang, Y. Zhang, C. Chappert, D. Ravelosona, and W. Zhao, "Separated precharge sensing amplifier for deep submicrometer MTJ/CMOS hybrid logic circuits," *IEEE Trans. Magn.*, vol. 50, no. 6, pp. 1–5, Jun. 2014.
- [297] D. Zhang, L. Zeng, Y. Zhang, J. O. Klein, and W. Zhao, "Reliability-enhanced hybrid CMOS/MTJ logic circuit architecture," *IEEE Trans. Magn.*, vol. 53, no. 11, pp. 1–5, Nov. 2017.
- [298] W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, "A non-volatile flip-flop in magnetic FPGA chip," in *Proc. Int. Conf. Design Test Integr. Syst. Nanosc. Technol. (DTIS)*, Tunis, Tunisia, Sep. 2006, pp. 323–326.
- [299] D. Zhang, L. Zeng, G. Wang, Y. Zhang, Y. Zhang, J. O. Klein, and W. Zhao, "High-speed, low-power, and error-free asynchronous write circuit for STT-MRAM and logic," *IEEE Trans. Magn.*, vol. 52, no. 8, pp. 1–4, Aug. 2016.
- [300] D. Suzuki, M. Natsui, A. Mochizuki, and T. Hanyu, "Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic," *IEEE Trans. Magn.*, vol. 50, no. 11, pp. 1–4, Nov. 2014.
- [301] Y. Lakys, W. S. Zhao, T. Devolder, Y. Zhang, J.-O. Klein, D. Ravelosona, and C. Chappert, "Self-enabled 'error-free' switching circuit for spin transfer torque MRAM and logic," *IEEE Trans. Magn.*, vol. 48, no. 9, pp. 2403–2406, Sep. 2012.
- [302] E. Deng, Y. Zhang, W. Kang, B. Dieny, J.-O. Klein, G. Prenat, and W. Zhao, "Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 7, pp. 1757–1765, Jul. 2015.
- [303] B. Razavi, *Design Of Analog CMOS Integrated Circuits*. New York, NY, USA: McGraw-Hill Higher Education, 2001.
- [304] P. Barla, D. Shet, V. K. Joshi, and S. Bhat, "Design and analysis of LIM hybrid MTJ/CMOS logic gates," in *Proc. 5th Int. Conf. Devices, Circuits Syst. (ICDCS)*, Coimbatore, India, Mar. 2020, pp. 41–45.
- [305] W. Zhao, E. Belhaire, C. Chappert, F. Jacquet, and P. Mazoyer, "New non-volatile logic based on spin-MTJ," *Phys. Status Solidi A*, vol. 205, no. 6, pp. 1373–1377, Jun. 2008.
- [306] D. Chabi, W. Zhao, E. Deng, Y. Zhang, N. B. Romdhane, J.-O. Klein, and C. Chappert, "Ultra low power magnetic flip-flop based on Checkpointing/Power gating and self-enable mechanisms," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 6, pp. 1755–1765, Jun. 2014.
- [307] Y. Lakys, W. Zhao, J.-O. Klein, and C. Chappert, "Magnetic look-up table (MLUT) featuring radiation hardness, high performance and low power," in *Proc. Int. Symp. Appl. Reconfigurable Comput. (ARC)*. Belfast, U.K., 2011, pp. 275–280.
- [308] W. Zhao, M. Moreau, E. Deng, Y. Zhang, J.-M. Portal, J.-O. Klein, M. Bocquet, H. Aziza, D. Deleruyelle, C. Müller, D. Querlioz, N. B. Romdhane, D. Ravelosona, and C. Chappert, "Synchronous non-volatile logic gate design based on resistive switching memories," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 2, pp. 443–454, Feb. 2014.
- [309] E. Deng, Y. Zhang, J.-O. Klein, D. Ravelosona, C. Chappert, and W. Zhao, "Low power magnetic full-adder based on spin transfer torque MRAM," *IEEE Trans. Magn.*, vol. 49, no. 9, pp. 4982–4987, Sep. 2013.
- [310] F. Sharifi and H. Thapliyal, "Energy-efficient magnetic circuits based on nanoelectronic devices," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Baltimore, MD, USA, May 2017, pp. 1–4.
- [311] H. Thapliyal, F. Sharifi, and S. D. Kumar, "Energy-efficient design of hybrid MTJ/CMOS and MTJ/Nanoelectronics circuits," *IEEE Trans. Magn.*, vol. 54, no. 7, pp. 1–8, Jul. 2018.
- [312] E. Y. Deng, G. Prenat, L. Anghel, and W. S. Zhao, "Non-volatile magnetic decoder based on MTJs," *Electron. Lett.*, vol. 52, no. 21, pp. 1774–1776, Oct. 2016.
- [313] S. Oosawa, T. Konishi, N. Onizawa, and T. Hanyu, "Design of an STT-MTJ based true random number generator using digitally controlled probability-locked loop," in *Proc. IEEE 13th Int. New Circuits Syst. Conf. (NEWCAS)*, Grenoble, France, Jun. 2015, pp. 1–4.
- [314] K. Lee, T. Kim, X. Zhu, D. M. Jacobson, R. S. Madala, W. Wu, J. P. Kim, and S. H. Kang, "Magnetic tunnel junction based random number generator," U.S. Patent 13 651 954, Apr. 17, 2014.
- [315] Y. Qu, J. Han, B. F. Cockburn, W. Pedrycz, Y. Zhang, and W. Zhao, "A true random number generator based on parallel STT-MTJs," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, Lausanne, Switzerland, Mar. 2017, pp. 606–609.
- [316] P. Barla, V. K. Joshi, and S. Bhat, "A novel low power and reduced transistor count magnetic arithmetic logic unit using hybrid STT-MTJ/CMOS circuit," *IEEE Access*, vol. 8, pp. 6876–6889, 2020.
- [317] W. Guo, G. Prenat, and B. Dieny, "A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions," *J. Phys. D, Appl. Phys.*, vol. 47, no. 16, pp. 1–8, 2014.
- [318] S. D. Kumar and H. Thapliyal, "Exploration of non-volatile MTJ/CMOS circuits for DPA-resistant embedded hardware," *IEEE Trans. Magn.*, vol. 55, no. 12, pp. 1–8, Dec. 2019.
- [319] Z. M. Zeng, P. K. Amiri, J. A. Katine, J. Langer, K. L. Wang, and H. W. Jiang, "Nanoscale magnetic tunnel junction sensors with perpendicular anisotropy sensing layer," *Appl. Phys. Letters*, vol. 101, no. 6, 2012, Art. no. 062412.
- [320] S. Cardoso, D. C. Leitao, L. Gameiro, F. Cardoso, R. Ferreira, E. Paz, and P. P. Freitas, "Magnetic tunnel junction sensors with pTesla sensitivity," *Microsyst. Technol.*, vol. 20, nos. 4–5, pp. 793–802, Apr. 2014.
- [321] D. Suzuki, M. Natsui, S. Ikeda, H. Hasegawa, k. Miura, J. Hayakawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile look-up-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array," in *Proc. Symp. VLSI Circuits*, Kyoto, Japan, Jun. 2009, pp. 80–81.

- [322] W. Zhao, E. Belhaire, Q. Mistral, E. Nicolle, T. Devolder, and C. Chappert, "Integration of spin-RAM technology in FPGA circuits," in *Proc. 8th Int. Conf. Solid-State Integr. Circuit Technol.*, Shanghai, China, 2006, pp. 799–802.
- [323] Y. Guilleminet, L. Torres, G. Sassatelli, N. Bruchon, and I. Hassoune, "A non-volatile run-time FPGA using thermally assisted switching MRAMs," in *Proc. Int. Conf. Field Program. Log. Appl.*, Heidelberg, Germany, Sep. 2008, pp. 421–426.
- [324] Y. Y. Liauw, Z. Zhang, W. Kim, A. E. Gamal, and S. S. Wong, "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory," in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, USA, Feb. 2012, pp. 406–408.
- [325] N. Banno, M. Tada, T. Sakamoto, K. Okamoto, M. Miyamura, N. Iguchi, and H. Hada, "Improved switching voltage variation of Cu atom switch for nonvolatile programmable logic," *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3827–3832, Nov. 2014.
- [326] T. Aoki, Y. Okamoto, T. Nakagawa, M. Kozuma, Y. Kurokawa, T. Ikeda, N. Yamada, Y. Okazaki, H. Miyairi, M. Fujita, J. Koyama, and S. Yamazaki, "Normally-off computing for crystalline oxide semiconductor-based multicontext FPGA capable of fine-grained power gating on programmable logic element with nonvolatile shadow register," *IEEE J. Solid-State Circuits*, vol. 50, no. 9, pp. 2199–2211, Sep. 2015.
- [327] Z. Zhang, Y. Y. Liauw, C. Chen, and S. S. Wong, "Monolithic 3-D FPGAs," *Proc. IEEE*, vol. 103, no. 7, pp. 1197–1210, Jul. 2015.
- [328] D. Suzuki, M. Natsui, T. Endoh, H. Ohno, and T. Hanyu, "Six-input lookup table circuit with 62% fewer transistors using non-volatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions," *J. Appl. Phys.*, vol. 111, no. 7, Apr. 2012, Art. no. 07E318.
- [329] S. Yamamoto, Y. Shuto, and S. Sugahara, "Nonvolatile power-gating field-programmable gate array using nonvolatile static random access memory and nonvolatile flip-flops based on pseudo-spin-transistor architecture with spin-transfer-torque magnetic tunnel junctions," *Jpn. J. Appl. Phys.*, vol. 51, no. 11, pp. 11PB021–11PB025, Nov. 2012.
- [330] D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications," *IEICE Electron. Express*, vol. 10, no. 23, 2013, Art. no. 20130772.
- [331] S. Matsunaga, A. Katsumata, M. Natsui, S. Fukami, T. Endoh, H. Ohno, and T. Hanyu, "Fully parallel 6T-2MTJ nonvolatile TCAM with single-transistor-based self-match-line discharge control," in *Symp. VLSI Circuits-Dig. Tech. Papers*, Honolulu, HI, USA, Jun. 2011, pp. 298–299.
- [332] S. Matsunaga, S. Miura, H. Honjou, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "A 3.14 um² 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture," in *Proc. Symp. VLSI Circuits (VLSIC)*, Honolulu, HI, USA, Jun. 2012, pp. 44–45.
- [333] S. Matsunaga, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Fukami, M. Natsui, A. Mochizuki, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine," in *Symp. VLSI Circuits Dig. Tech. Papers*, Kyoto, Japan, Jun. 2013, pp. C106–C107.
- [334] S. Matsunaga, A. Katsumata, M. Natsui, T. Endoh, H. Ohno, and T. Hanyu, "Design of a nine-transistor/two-magnetic-tunnel-junction-cell-based low-energy nonvolatile ternary content-addressable memory," *Jpn. J. Appl. Phys.*, vol. 51, no. 2, Feb. 2012, Art. no. 02BM06.
- [335] S. Matsunaga, A. Katsumata, M. Natsui, T. Endoh, H. Ohno, and T. Hanyu, "Design of a 270ps-access 7-transistor/2-magnetic-tunnel-junction cell circuit for a high-speed-search nonvolatile ternary content-addressable memory," *J. Appl. Phys.*, vol. 111, no. 7, Apr. 2012, Art. no. 07E336.
- [336] S. Matsunaga, M. Natsui, S. Ikeda, K. Miura, T. Endoh, H. Ohno, and T. Hanyu, "Implementation of a perpendicular MTJ-based read-disturb-tolerant 2T-2R nonvolatile TCAM based on a reversed current reading scheme," in *Proc. 17th Asia South Pacific Design Autom. Conf.*, Sydney, NSW, Australia, Jan. 2012, pp. 475–476.
- [337] S. Matsunaga, A. Mochizuki, T. Endoh, H. Ohno, and T. Hanyu, "Design of an energy-efficient 2T-2MTJ nonvolatile TCAM based on a parallel-serial combined search scheme," *IEICE Electron. Express*, vol. 11, pp. 1–10, 2014.
- [338] N. Onizawa, S. Matsunaga, and T. Hanyu, "A compact soft-error tolerant asynchronous TCAM based on a transistor/magnetic-tunnel-junction hybrid dual-rail word structure," in *Proc. 20th IEEE Int. Symp. Asynchronous Circuits Syst.*, Potsdam, Germany, May 2014, pp. 1–8.
- [339] M. Natsui, D. Suzuki, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction," *IEEE J. Solid-State Circuits*, vol. 50, no. 2, pp. 476–489, Feb. 2015.
- [340] A. G. Qoutb and E. G. Friedman, "MTJ magnetization switching mechanisms for IoT applications," in *Proc. Great Lakes Symp. VLSI*, Chicago, IL, USA, May 2018, pp. 347–352.
- [341] A. Zarei and F. Safaei, "Power and area-efficient design of VCMA-MRAM based full-adder using approximate computing for IoT applications," *Microelectron. J.*, vol. 82, pp. 62–70, Dec. 2018.
- [342] H. Cai, Y. Wang, L. A. de Barros Naviner, J. Yang, and W. Zhao, "Exploring hybrid STT-MTJ/CMOS energy solution in near-/sub-threshold regime for IoT applications," *IEEE Trans. Magn.*, vol. 54, no. 2, pp. 1–9, Feb. 2018.
- [343] L. Cuchet, B. Rodmacq, S. Auffret, R. C. Sousa, I. L. Prejbeanu, and B. Dieny, "Perpendicular magnetic tunnel junctions with double barrier and single or synthetic antiferromagnetic storage layer," *J. Appl. Phys.*, vol. 117, no. 23, Jun. 2015, Art. no. 233901.
- [344] L. Thomas, G. Jan, J. Zhu, H. Liu, Y.-J. Lee, S. Le, R.-Y. Tong, K. Pi, Y.-J. Wang, D. Shen, R. He, J. Haq, J. Teng, V. Lam, K. Huang, T. Zhong, T. Torng, and P.-K. Wang, "Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited)," *J. Appl. Phys.*, vol. 115, no. 17, May 2014, Art. no. 172615.
- [345] D. C. Worledge, "Theory of spin torque switching current for the double magnetic tunnel junction," *IEEE Magn. Lett.*, vol. 8, pp. 1–5, 2017.
- [346] H. Sato, M. Yamanouchi, S. Ikeda, S. Fukami, F. Matsukura, and H. Ohno, "Perpendicular-anisotropy CoFeB-MgO magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure," *Appl. Phys. Lett.*, vol. 101, no. 2, Jul. 2012, Art. no. 022414.
- [347] H. Sato, E. C. I. Enobio, M. Yamanouchi, S. Ikeda, S. Fukami, S. Kanai, F. Matsukura, and H. Ohno, "Properties of magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure down to junction diameter of 11 nm," *Appl. Phys. Lett.*, vol. 105, no. 6, Aug. 2014, Art. no. 062403.
- [348] K. Watanabe, B. Jinnai, S. Fukami, H. Sato, and H. Ohno, "Shape anisotropy revisited in single-digit nanometer magnetic tunnel junctions," *Nature Commun.*, vol. 9, no. 1, pp. 1–6, Dec. 2018.
- [349] N. Perrissin, S. Lequeux, N. Strelkov, A. Chavent, L. Vila, L. D. Buda-Prejbeanu, S. Auffret, R. C. Sousa, I. L. Prejbeanu, and B. Dieny, "A highly thermally stable sub-20 nm magnetic random-access memory based on perpendicular shape anisotropy," *Nanoscale*, vol. 10, no. 25, pp. 12187–12195, 2018.
- [350] *WP5: Fabrication and Test Of Hybrid CMOS/MTJ Circuits—SPINTEC*. Accessed: May 18, 2020. [Online]. Available: <http://www.spintec.fr/wp5-fabrication-and-test-of-hybrid-cmosmtj-circuits/>
- [351] M. Natsui, A. Tamakoshi, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a magnetic-tunnel-junction-based nonvolatile logic-in-memory LSI with content-aware write error masking scheme achieving 92% storage capacity and 79% power reduction," *Jpn. J. Appl. Phys.*, vol. 56, no. 4, pp. 1–5, 2017.
- [352] M. Tahoori, S. M. Nair, R. Bishnoi, S. Senni, J. Mohdad, F. Maily, L. Torres, P. Benoit, P. Nouet, R. Ma, M. KreiBig, F. Ellinger, K. Jabeur, P. Vanhauwaert, G. Di Pendina, and G. Prenat, "GREAT: Heterogeneous Integrated magnetic technology using multifunctional standardized sTack," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI)*, Bochum, Germany, Jul. 2017, pp. 344–349.
- [353] K. Garelllo, F. Yasin, and G. S. Kar, "Spin-orbit torque MRAM for ultrafast embedded memories: From fundamentals to large scale technology integration," in *Proc. IEEE 11th Int. Memory Workshop (IMW)*, Monterey, CA, USA, May 2019, pp. 1–4.
- [354] K. Roy, A. Sengupta, and Y. Shim, "Perspective: Stochastic magnetic devices for cognitive computing," *J. Appl. Phys.*, vol. 123, no. 21, Jun. 2018, Art. no. 210901.
- [355] W. Parami, "Neuro-inspired computing enhanced by scalable algorithms and physics of emerging nanoscale resistive devices," Ph.D. Dissertation, School Elect. Comput. Eng., Purdue Univ. Graduate School, West Lafayette, IN, USA, 2019.

- [356] J. Grollier, D. Querlioz, and M. D. Stiles, "Spintronic nanodevices for bioinspired computing," *Proc. IEEE*, vol. 104, no. 10, pp. 2024–2039, Oct. 2016.
- [357] H. Sato, H. Honjo, T. Watanabe, M. Niwa, H. Koike, S. Miura, T. Saito, H. Inoue, T. Nasuno, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, S. Ikeda, S.-Y. Kang, T. Kubo, K. Yamashita, Y. Yagi, R. Tamura, and T. Endoh, "14ns write speed 128Mb density embedded STT-MRAM with endurance > 10¹⁰ and 10yrs retention 85°C using novel low damage MTJ integration process," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2018, pp. 27.2.1–27.2.4, doi: [10.1109/IEDM.2018.8614606](https://doi.org/10.1109/IEDM.2018.8614606).
- [358] K. Lee et al., "1Gbit high density embedded STT-MRAM in 28 nm FDSOI technology," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2019, pp. 2.2.1–2.2.4, doi: [10.1109/IEDM19573.2019.8993551](https://doi.org/10.1109/IEDM19573.2019.8993551).
- [359] V. B. Naik et al., "Manufacturable 22 nm FD-SOI embedded MRAM technology for industrial-grade MCU and IOT applications," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2019, pp. 2.3.1–2.3.4, doi: [10.1109/IEDM19573.2019.8993454](https://doi.org/10.1109/IEDM19573.2019.8993454).
- [360] L. Li, K.-Y. Mak, and Y. Zhou, "Detection of HIV-1 antigen based on magnetic tunnel junction sensors," *Chin. Phys. B*, vol. 29, no. 8, Jul. 2020, Art. no. 088701, doi: [10.1088/1674-1056/ab928d](https://doi.org/10.1088/1674-1056/ab928d).
- [361] L. Lang, Y. Jiang, F. Lu, C. Wang, Y. Chen, A. D. Kent, and L. Ye, "A low temperature functioning CoFeB/MgO-based perpendicular magnetic tunnel junction for cryogenic nonvolatile random access memory," *Appl. Phys. Lett.*, vol. 116, no. 2, Jan. 2020, Art. no. 022409.
- [362] *Spinmodel Library*. Accessed: Apr. 1, 2020. [Online]. Available: http://www.spinlib.com/STT_VCMA_MTJ.html
- [363] Y. Wang, Y. Zhang, W. S. Zhao, J. O. Klein, T. Devolder, D. Ravelosona, and C. Chappert. *Manual of Compact Model for Perpendicular Magnetic Anisotropy (PMA) Magnetic Tunnel Junction (MTJ)*. SPINLIB: Model PMA_MTJ, Version: PM_Beta_5. Accessed: May 26, 2019. [Online]. Available: https://www.researchgate.net/publication/309355960_Compact_model_for_Perpendicular_Magnetic_Anisotropy_Magnetic_Tunnel_Junction, doi: [10.4231/D3154DQ21](https://doi.org/10.4231/D3154DQ21).



VINOD KUMAR JOSHI received the M.Tech. degree from VIT University, Vellore, India, and the Ph.D. degree from Kumaun University, Nainital, India. He is currently an Associate Professor with the Department of Electronics and Communication Engineering, Manipal Institute of Technology, Manipal, India. His main research interests include spintronics-based VLSI and logic-in-memory-based hybrid non-volatile logic circuits for low-power applications. He is a member of the Institution of Engineering and Technology (IET), U.K., and a Life Member of the Indian Society of Systems for Science and Engineering (LMISSE-00361), VSSC-ISRO, Trivandrum, India.



PRASHANTH BARLA (Member, IEEE) received the B.E. degree in electronics and communication engineering and the M.Tech. degree in microelectronics and control system from Visvesvaraya Technological University, Belgaum, India. He is currently pursuing the Ph.D. degree with the Department of Electronics and Communication Engineering, Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal, India. His research interests include VLSI design and spintronics. He is also working under the guidance of Prof. Vinod Kumar Joshi and Prof. Somashekara Bhat on hybrid MTJ/CMOS based on logic-in-memory structure.



SOMASHEKARA BHAT received the Ph.D. degree in the field of MEMS from IIT Madras, India. He is currently serving as a Professor with the Department of Electronics and Communication Engineering, Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal, India. His research interests include MEMS and electronics for biomedical applications.



BRAJESH KUMAR KAUSHIK (Senior Member, IEEE) received the Ph.D. degree from IIT Roorkee, India, in 2007. He joined the Department of Electronics and Communication Engineering, IIT Roorkee, as an Assistant Professor, in December 2009; where he was promoted to an Associate Professor in April 2014; and has been serving as a Full Professor since August 2020. He was a Visiting Professor with TU-Dortmund, Germany, in 2017; McGill University, Canada, in 2018; and Liaocheng University, China, in 2018. His research interests include high-speed interconnects, carbon nanotube-based designs, organic electronics, device circuit co-design, optics and photonics-based devices, image processing, spintronics-based devices, circuits, and computing. He is a member of many expert committees constituted by government and non-government organizations. He has received many awards and recognition from the International Biographical Center (IBC), Cambridge. His name has been listed in Marquis Who's Who in Science and Engineering and Marquis Who's Who in the World. He has 12 books to his credit published by reputed publishers such as CRC Press, Springer, Artech, and Elsevier. One his books, titled *Nanoscale Devices: Physics, Modeling, and Their Application* (CRC Press) won the 2018 Outstanding Book and Digital Product Awards in the Reference/Monograph Category from Taylor and Francis Group. He has been offered with fellowships and awards from DAAD, Shastri Indo Canadian Institute (SICI), ASEM Duo, and United States-India Educational Foundation (Fulbright-Nehru Academic and Professional Excellence). He regularly serves as the general chair, the technical chair, and a keynote speaker of reputed international and national conferences. He also served as the Chairman and the Vice-Chairman of IEEE Roorkee Sub-Section. He is currently serving as a Distinguished Lecturer (DL) of IEEE Electron Devices Society (EDS) to offer EDS Chapters with quality lectures in his research domain. He is also serving as a Visiting Lecturer of SPIE society to deliver lectures in the area of spintronics and optics at SPIE chapters located across the world. He is an Editor of IEEE TRANSACTIONS ON ELECTRON DEVICES; an Associate Editor of *IET Circuits, Devices and Systems*; an Editor of *Microelectronics Journal* (Elsevier); and an Editorial Board Member of *Journal of Engineering, Design and Technology* (Emerald) and *Circuit World* (Emerald).

...