

Received September 28, 2020, accepted October 15, 2020, date of publication October 19, 2020, date of current version November 2, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3032188

# Digital and Analog Switching Characteristics of InGaZnO Memristor Depending on Top Electrode Material for Neuromorphic System

JUN TAE JANG<sup>1</sup>, JUNGI MIN<sup>1</sup>, YEONGJIN HWANG<sup>2</sup>, SUNG-JIN CHOI<sup>1</sup>,  
DONG MYONG KIM<sup>1</sup>, (Member, IEEE), HYUNGJIN KIM<sup>3</sup>, (Member, IEEE),  
AND DAE HWAN KIM<sup>1</sup>, (Senior Member, IEEE)

<sup>1</sup>School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea

<sup>2</sup>Department of Electronic Engineering, Yeungnam University, Gyeongsan 38541, South Korea

<sup>3</sup>Department of Electronic Engineering, Inha University, Incheon 22212, South Korea

Corresponding authors: Hyungjin Kim (hkim@inha.ac.kr) and Dae Hwan Kim (drlife@kookmin.ac.kr)

This work was supported in part by the NRF funded by the Korean government under Grant 2016R1A5A1012966, Grant 2016M3A7B4909668, Grant 2020R1A2B5B01001979, and Grant 2020M3H5A1081111, and in part by the Brain Korea 21 Project.

**ABSTRACT** In this study, we demonstrate both of digital and analog memory operations in InGaZnO (IGZO) memristor devices by controlling the electrode materials for neuromorphic application. The switching properties of the devices are determined by the initial energy barrier characteristics between the metal electrodes and the IGZO switching layer. Digital switching characteristics are obtained after the forming process when Schottky junction occurs at both of top and bottom electrodes. On the other hands, analog resistive switching is achieved when Schottky and Ohmic junctions exist at each side because the applied voltage modulates the Schottky barrier height through the Ohmic contact. In addition, the weight-update properties of the devices are verified depending on identical and incremental pulse schemes. The incremental pulse trains improve the linearity and variation of weight modulation, leading to the stable learning characteristics of neuromorphic system in terms of pattern recognition with MNIST hand-written digit images.

**INDEX TERMS** Analog switching, BEOL compatible, digital switching, InGaZnO memristor, neuromorphic system.

## I. INTRODUCTION

The von Neumann computing architecture separating processing and memory and elements and maximizing the efficiency between them has led the digital era for decades in accordance with the Moore's law of downscaling [1]. However, an inevitable bottleneck of the von Neumann architecture due to the data transfer between processing and memory elements has become a major factor causing significant latency and power consumption [2]. Neuromorphic system is a potential candidate for beyond von Neumann computing era to solve this issue by mimicking a massively parallel processing of biological nervous systems and has recently gained interest by demonstrating cognitive functions including pattern recognition [3]–[13]. Since synaptic devices play

a key role of not only storing information but also constructing neural network and transferring signals, various kinds of artificial synaptic devices have been investigated and demonstrated including memristors and transistors [14]–[21]. Typically, synaptic devices are required to have analog switching characteristics considering floating-point weight values of artificial neural network. In addition, synaptic device array needs to be co-integrated with driving circuitry such as an integrate-and-fire neuron circuit, reconfigurable logic, or in-memory computing part in the back-end-of-line (BEOL) process to construct the whole system. In these regards, it is necessary to realize field-effect transistors, digital and analog memories with an identical semiconducting material for the co-integration of them.

Memristive devices have been considered one of the most promising candidates as a synaptic device thanks to their simple structure, low operating voltage, and fast switching

The associate editor coordinating the review of this manuscript and approving it for publication was Guitao Cao <sup>1</sup>.

speed, and the resistive switching behaviors by the redox reaction of oxide-based materials such as  $\text{TiO}_x$ ,  $\text{TaO}_x$ ,  $\text{WO}_x$ ,  $\text{AlO}_x$ ,  $\text{HfO}_x$ , and  $\text{Pr}_x\text{Ca}_{1-x}\text{MnO}_3$  (PCMO) have been demonstrated [22]–[30]. In general, digital and analog switching behaviors in a memristive device can be obtained through the formation and rupture of conducting filaments by redox reactions and by oxidation-reduction or charge trapping-detrapping, respectively. Moon *et al.* reported that utilizing Mo as the top electrode (TE) material forms an interfacial oxide layer between of the TE and PCMO layer due to the redox reaction at the interface, and limits the conducting filament to the interfacial oxide layer instead of PCMO layer, providing analog switching properties [31]. Li *et al.* reported that the oxygen-gradient  $\text{HfO}_x$  layer can be served as a multifunctional memristor having both of digital and analog switching characteristics by the formation of a cone-shape conducting filament [32]. Lin *et al.* also reported the both analog and digital switching behaviors using the Schottky barrier modulation between the TE (Au) and  $\text{WO}_{3-x}$  layers, and the formation and dilapidation of conductive filaments in the switching layer, respectively [33].

InGaZnO (IGZO) has been widely used in display and flexible electronics thanks to the advantages of high mobility, uniformity, transparency, and low-temperature processing [34]–[40]. In particular, IGZO devices have been recently studied in applications such as wearable healthcare and biosensor, where energy-efficient and flexible logic and memory technologies are needed to process a huge amount of bio-electrical information [41]–[43]. In addition, IGZO transistors have attracted attention as a promising technology of the BEOL compatible field-effect transistor for the co-integration with Si-CMOS circuitry thanks to low-temperature process and highly uniform characteristics [44], [45]. Therefore, it is necessary to implement logic and memory devices in the same substrate with low-temperature and compatible process to each other for wearable and flexible electronics. From this point of view, utilizing IGZO material for both a logic transistor and memory device can be a promising solution for the co-integration of processing and memory elements.

In this study, we demonstrate both digital and analog memory operations in the IGZO memristors with different TE materials: Pd and Mo. The effect of the Schottky barrier between the metal and the IGZO layer on the switching characteristics of the memristors has been studied. In addition, the learning properties of the IGZO memristors as a synaptic device are verified with identical and incremental training pulses for neuromorphic applications. Finally, the effect of the linearity and variation of weight modulation is analyzed in terms of the recognition accuracy for MNIST hand-written digit images.

## II. EXPERIMENTAL METHOD

Fig. 1 shows the process flow of the IGZO memristors used in this study. Firstly, 40-nm of Pd for the bottom electrode (BE) was deposited on an  $\text{SiO}_2$  (50 nm)/ $\text{p}^+\text{-Si}$  substrate by





FIGURE 1. Fabrication process of IGZO memristors.

e-beam evaporator, then 80-nm thick IGZO thin film was deposited by sputtering at room temperature with RF power of 150 W and gas flow of  $\text{Ar}/\text{O}_2 = 3/2$  sccm. Finally, 40-nm of Pd (sample #1, S1) and Mo (sample #2, S2) layers were deposited as the TE using an e-beam evaporator and patterned with the shadow mask of which area was  $100 \times 300 \mu\text{m}^2$ . All the electrical measurements in this study were carried out with Keithley 4200 SCS to evaluate resistive switching characteristics and learning properties with pulse trains; here, all the dc  $I$ - $V$  characteristics were measured with a ramp rate of 2 V/s.

## III. RESULTS AND DISCUSSION

Figs. 2(a) and (b) show the consecutive double dc sweep  $I$ - $V$  characteristics of the IGZO memristors with the different TE materials (Pd and Mo). Here, the sweep direction of the double voltage sweep was  $0 \rightarrow V_{\text{negative}} \rightarrow 0$  and then  $0 \rightarrow V_{\text{positive}} \rightarrow 0$ . S1 requires a electroforming process performed with 10 mA of the compliance current and 7.5 V of the forming voltage for soft breakdown. In addition, S1 has typical and bipolar switching characteristics with SET and RESET processes during positive sweeps to 6 V and negative sweep to  $-3.5\text{V}$ , respectively, and features digital and abrupt switching properties. However, S2 exhibits the forming-free switching characteristics and requires 1  $\mu\text{A}$  of much less compliance current even with the identical switching layer in terms of stoichiometry, which implies that S1 and S2 have significantly different conduction mechanisms by the TE. The unrecoverable hard breakdown occurs for S2 when the compliance current was 10 mA which



**FIGURE 2.** Measured I-V switching characteristics of (a) S1 and (b) S2. (c) Log(I)-linear(V) and (d) log(I)-sqrt(V) plots of the I-V curves for both S1 and S2.

was used for the switching of S1 as shown in Fig. 2(b). Moreover, it is observed that there are gradual switching properties during the consecutive SET (sweep to 5 V) and RESET (sweep to -3 V) processes. In order to analyze the conduction mechanisms of both devices, the I-V curves of S1 and S2 are replotted in log-log and log-square root diagrams as shown in Figs. 2(c) and (d), respectively. S1 shows Ohmic conduction ( $I \propto V$ ) in both high-resistance state (HRS) and low-resistance state (LRS) when positive voltage is applied, while it exhibits ohmic conduction in a low voltage regime, and space-charge-limited-current (SCLC) conduction characteristics ( $I \propto V^2$ ) in a high voltage regime when negatively biased. In contrast, Schottky emission ( $\log(I) \propto V^{1/2}$ ) is dominant all over the voltage regime in the case of S2 for both HRS and LRS.

To understand these behaviors in detail, the flat band diagrams of S1 and S2 are illustrated with work function, electron affinity, and bandgap values in Fig. 3(a), and energy band diagrams in equilibrium of S1 and S2 are depicted in Fig. 3(b). It confirms that a back-to-back Schottky junction is formed in Pd/IGZO/Pd stack of S1, whereas Ohmic and Schottky junctions are made at Mo/IGZO and IGZO/Pd junctions of S2, respectively. In addition, Figs. 3(c) and (d) show the energy band diagrams of S1 and S2 when positively and negatively biased, respectively.


Since the I-V characteristics of S1 are dominated by the Schottky barriers regardless of the polarity of applied voltage due to the back-to-back Schottky junction, the Schottky barrier lowering due to soft breakdown needs to be conducted for resistive switching properties by the migration of oxygen ions. In other words, the forming process under a high positive bias condition in Fig. 2(a) lowers the Schottky barrier

height by a strong electric field as shown in Fig. 3(c), then oxygen vacancies start migrating to BE, which forms conductive filaments in the IGZO layer by ionized oxygen vacancies and changes the device state in LRS. When a negative voltage is applied, the migration of oxygen vacancies from BE to TE ruptures the conducting filaments, and the device is switched back to HRS. After this RESET process, the oxygen vacancies construct the filament again when a positive voltage is applied (SET process), and the overall schematic view of these switching behaviors of S1 is described in Fig. 4(a).


On the other hand, the Schottky emission properties of the I-V characteristics of S2 in Fig. 2(d) can be explained not by the Ohmic junction at Mo/IGZO but by the Schottky junction at IGZO/Pd. As shown in Figs. 3(c) and (d), most of the applied voltage drops across the Schottky junction and the IGZO layer despite the polarity of the voltage. When a positive voltage is applied, the migration of oxygen vacancies from TE to BE reduces the Schottky barrier height of IGZO/Pd junction, resulting in the SET process. Since the oxygen vacancies can easily migrate due to the Ohmic junction at one side, S2 exhibits the forming-free switching characteristics and breaks down with the high compliance current (10 mA) as shown in Fig. 2(b). However, when the migration of oxygen vacancies occurs from BE to TE by a negatively applied voltage, this migration in the opposite direction increases the Schottky barrier height of IGZO/Pd junction, resulting in the decrease of the device conductance (RESET process). In other words, these Schottky barrier modulations let S2 have the forming-free and analog-grade switching behaviors since the migration of oxygen vacancies can occur without any soft-breakdown of the IGZO layer due to the Ohmic junction at one side, which can be called as non-filamentary resistive switching characteristics [46]. The overall switching diagram of S2 is illustrated in Fig. 4(b).

In order to verify the switching mechanism difference of S1 and S2 more thoroughly, the Schottky barrier height is extracted using Arrhenius plot of  $I/T^2$  for both devices and each state (LRS and HRS). Fig. 5(a) shows that the Schottky barrier height is considerably changed between two states (0.96 eV at HRS and 0.09 eV at LRS) for S1. This is because the conductive filament formed by a strong electric field directly connects TE and BE at LRS, leading to a significantly low barrier height. On the other hand, the Schottky barrier height difference between two states for S2 is relatively small (0.136 eV at HRS and 0.121 eV at LRS) as shown in Fig. 5(b). Since the switching behaviors of S2 are induced not by the electroforming process but by the migration of oxygen vacancies through the Ohmic junction, the Schottky barrier height can be gradually modulated according to how deep the oxygen vacancies migrate into the IGZO layer from TE. These results also support that the Ohmic and SCLC conduction are dominant for S1 and the Schottky emission is dominant for S2, respectively, as discussed in Figs. 2(c) and (d).

In addition, the identical and incremental pulse schemes are applied to the IGZO memristors to verify the learning characteristics of both S1 and S2 as a synaptic device in




**FIGURE 3.** (a) Flat band diagrams, and energy band diagrams of Pd/IGZO/Pd (S1) and Mo/IGZO/Pd (S2) memristors in (b) equilibrium, (c) a positively biased condition, and (d) a negatively biased condition.



**FIGURE 4.** Schematic view of switching behaviors of (a) Pd/IGZO/Pd (S1) and (b) Mo/IGZO/Pd (S2) memristors.


neuromorphic system as shown in Figs. 6(a) and (b). In general, the symmetric and linear weight-update characteristics of synaptic device with regard to conductance are necessary for an accurate weight-mapping of artificial neural network algorithm [47]–[51]. However, most of memristive devices generally have asymmetric and nonlinear switching characteristics during potentiation (SET) and depression (RESET) processes. In order to improve these properties of the IGZO memristors, the time-incremental pulse scheme is utilized by increasing the pulse width of potentiation and depression input signals with the fixed amplitude of potentiation voltage ( $V_p$ ) and depression voltage ( $V_d$ ). Considering the switching characteristics of both the samples in Figs. 2(a) and (b), the amplitudes of the training pulses are as follows:  $V_p$  for S1 = 4V,  $V$  for S1 = -1.5 V,  $V_p$  for S2 = 2.8 V, and  $V_d$  on



**FIGURE 5.** Arrhenius plots of  $I/I_0^2$  for (a) S1 and (b) S2 to extract the Schottky barrier height for each state.

for S2 = -1.2 V, while the conductance is measured at 0.5, and 1 V for S1 and S2, respectively. The specific procedure of determining  $V_p$  will be discussed below. The pulse widths of the identical pulse train are 2.5  $\mu$ s and 40 ms for S1 and S2, respectively, whereas the pulse width of the incremental pulse train is set depending on the number of applied pulses ( $n$ ) as  $t_{init} \times (1.1)^{n-1}$  where  $t_{init} = 1 \mu$ s and 1 ms for S1 and S2, respectively.

Firstly, the dependency of the  $V_p$  on the learning characteristics is verified for both of S1 and S2 using the identical pulse scheme in order to determine the voltage conditions. Here, the number of applied pulses for 1 cycle is 64 for potentiation and depression, respectively, and 5 consecutive cycles are tested.



**FIGURE 6.** Synaptic characteristics of IGZO memristors. (a) Identical pulse scheme. (b) Incremental pulse scheme. Learning characteristics of (c) S1 and (d) S2 depending on  $V_p$ . Learning characteristics of (e) S1 and (f) S2 depending on the training pulse schemes.


In the case of S1, the weight is only digitally updated when  $V_p$  is higher than 3.5 V as shown in Fig. 6(c). This implies that  $V_p$  for S1 needs to be larger than a SET voltage in Fig. 2(a) to change the device state, and  $V_p$  under a SET voltage has no influence on the switching behaviors; therefore,  $V_p$  for S1 is set as 4 V. In contrast, a higher  $V_p$  for S2 provides a wider weight modulation window but degrades the linearity of weight-update as shown in Fig. 6(d). In order to keep a balance between the weight window and linearity,  $V_p$  for S2 is set as 2.8 V.

Figs. 6(e) and (f) present how the conductance of S1 and S2 is updated depending on the training pulse schemes, respectively, according to the number of applied potentiation and depression pulses. Despite the pulse scheme, the weight-update properties of S1 shown in Fig. 6(e) are quite digital as the dc switching characteristics in Fig. 2(a), and the conductance of the device is changed in the very first potentiation and depression pulses due to the back-to-back Schottky junction of Pd/IGZO/Pd stack as discussed above. In contrast, the pulse-induced weight-update characteristics of S2 exhibit the symmetric and analog-grade switching by both the pulse schemes, but there is a considerable difference in terms of linearity. As shown in Fig. 6(f), the incremental pulse scheme significantly improves the linearity of weight modulation because the abrupt conductance change in the early stages of the identical pulse scheme can be eased by increasing the pulse width gradually from a relatively short time. Moreover, the variation of weight-update is also improved by the

incremental pulse scheme, which is necessary for a stable weight-update protocol.

In order to verify the effect of the linearity and variation of weight-update characteristics, the performance of neuromorphic system composed of the IGZO memristors, S2, having the analog-grade switching behaviors is compared depending on the pulse scheme. The learning characteristics in Fig. 6(f) is used to develop the device model considering both the linearity and variation effects, and each weight value in a single neural network ( $784 \times 10$ ) for the pattern recognition of  $28 \times 28$  gray scale MNIST data is updated following the developed model. The device model for weight-update protocol for this simulation is developed based on the measured amount of conductance change ( $\Delta w$ ) in average as a function of a current conductance value ( $w$ ) and whether  $w$  needs to be increased or decreased. The variation effect is considered by varying  $\Delta w$  based on the standard deviation of the measured weight-update characteristics per each training event.

Firstly, the recognition accuracy is compared considering the linearity effect solely with the developed weight-update protocol as shown in Fig. 7(a). The accuracies obtained at 50 epoch by the identical and incremental pulse schemes are 84.92 and 91.34%, respectively, which means the linear weight modulation of the IGZO memristors effectively improves the performance of the neuromorphic system even without considering the variation effect. In addition, the accuracy is already saturated and stable after 10 epochs with the incremental pulse scheme, whereas the recognition rate is



**FIGURE 7.** Effect of the linearity and variation of weight-update characteristics on the neuromorphic system with the IGZO memristors. (a) Recognition accuracy according to training epoch with the average learning characteristics. (b) Box plot of recognition rate according to training epoch considering the variation effect with 10 trials. (c) The distribution of weight-update values depending on the pulse scheme.

unstable and significantly fluctuates with the identical pulse scheme. This difference becomes more serious when the variation effect is also considered as presented in Fig. 7(b) showing the box plot of the accuracies with 10 trials. In the worst-case scenarios for both pulse schemes, the accuracy drops after one epoch by 10.57% (86.05%  $\rightarrow$  75.48%) with the identical pulse scheme, but only by 2.09% (91.45%  $\rightarrow$  89.36%) with the incremental pulse scheme. This can be explained by the fact that high or low weight values near the edge of weight window as a result of a number of trainings can be abruptly changed by a certain training sample which gives an opposite learning trend with others. Fig. 7(c) shows the distribution of the absolute values of weight-update in these two worst cases depending on the pulse scheme. It confirms that the weight values change much greater with the identical pulse scheme when they are located at the edge of the conductance range of the IGZO memristors because of the nonlinear weight-update characteristics; however, the weight values are modulated independently with the current conductance values thanks to the linear weight-update characteristics of the incremental pulse scheme. These results imply that the improved linear and uniform weight-update characteristics by the incremental pulse scheme has a significant influence on the recognition performance of neuromorphic system in terms of accuracy as well as stability.

#### IV. CONCLUSION

In this study, we have demonstrated that the IGZO memristors can be operated with both the digital and analog switching characteristics depending on the TE material. The switching type was determined by whether TE/IGZO formed Ohmic or Schottky junction. There was the forming process by the strong electric field when the back-to-back Schottky junction was made for the Pd/IGZO/Pd stack (S1), resulting in the Schottky barrier lowering and the abrupt and digital switching properties by the conductive filaments based on oxygen vacancies in the IGZO layer. On the other hand, the Mo/IGZO/PD stack (S2) where the Ohmic and Schottky

junction was formed at each side presented the analog switching behaviors because the applied voltage directly affected the modulation of the Schottky barrier height by the migration of oxygen vacancies through the Ohmic junction. In addition, the learning properties of both the samples were investigated depending on the pulse scheme, and the linearity as well as variation of the weight-update characteristics was improved by the incremental pulse train. Lastly, it was verified how this improvement affected the performance of neuromorphic system with the IGZO memristors as a synaptic device by conducting the pattern recognition simulation for MNIST images, and the stable recognition rate over 90% was obtained with the linear weight modulation. We believe these results imply that both the digital and analog memory units can be realized by IGZO material and integrated with IGZO field-effect transistors having the BEOL compatibility according to the applications.

#### ACKNOWLEDGMENT

(Jun Tae Jang and Jungi Min equally contributed to this work.)

#### REFERENCES

- [1] C. A. Mack, "Fifty years of Moore's law," *IEEE Trans. Semiconductor Manuf.*, vol. 24, no. 2, pp. 202–207, May 2011, doi: 10.1109/TSM.2010.2096437.
- [2] J. Backus, "Can programming be liberated from the von neumann style?: A functional style and its algebra of programs," *Commun. ACM*, vol. 21, no. 8, pp. 613–641, Aug. 1978, doi: 10.1145/359576.359579.
- [3] C. Lee, J. Lee, M. Kim, J. Woo, S.-M. Koo, J.-M. Oh, and D. Lee, "Two-terminal structured synaptic device using ionic electrochemical reaction mechanism for neuromorphic system," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 546–549, Apr. 2019, doi: 10.1109/LED.2019.2897777.
- [4] I. Boybat, M. Le Gallo, S. R. Nandakumar, T. Moraitis, T. Parnell, T. Tuma, B. Rajendran, Y. Leblebici, A. Sebastian, and E. Eleftheriou, "Neuromorphic computing with multi-memristive synapses," *Nature Commun.*, vol. 9, no. 1, p. 2514, Jun. 2018, doi: 10.1038/s41467-018-04933-y.
- [5] M. Seo, M.-H. Kang, S.-B. Jeon, H. Bae, J. Hur, B. C. Jang, S. Yun, S. Cho, W.-K. Kim, M.-S. Kim, K.-M. Hwang, S. Hong, S.-Y. Choi, and Y.-K. Choi, "First demonstration of a logic-process compatible junctionless ferroelectric FinFET synapse for neuromorphic applications," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1445–1448, Sep. 2018, doi: 10.1109/LED.2018.2852698.

- [6] A. Sengupta and K. Roy, "Neuromorphic computing enabled by physics of electron spins: Prospects and perspectives," *Appl. Phys. Express*, vol. 11, no. 3, Feb. 2018, Art. no. 030101, doi: [10.7567/APEX.11.030101](https://doi.org/10.7567/APEX.11.030101).
- [7] D. Ielmini and S. Ambrogio, "Emerging neuromorphic devices," *Nanotechnology*, vol. 31, no. 9, Dec. 2019, Art. no. 092001, doi: [10.1088/1361-6528/ab554b](https://doi.org/10.1088/1361-6528/ab554b).
- [8] C.-H. Kim, S. Lim, S. Y. Woo, W.-M. Kang, Y.-T. Seo, S.-T. Lee, S. Lee, D. Kwon, S. Oh, Y. Noh, H. Kim, J. Kim, J.-H. Bae, and J.-H. Lee, "Emerging memory technologies for neuromorphic computing," *Nanotechnology*, vol. 30, no. 3, Jan. 2019, Art. no. 032001, doi: [10.1088/1361-6528/aae975](https://doi.org/10.1088/1361-6528/aae975).
- [9] X. Wan, Y. He, S. Nie, Y. Shi, and Q. Wan, "Biological band-pass filtering emulated by oxide-based neuromorphic transistors," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1764–1767, Nov. 2018, doi: [10.1109/LED.2018.2869095](https://doi.org/10.1109/LED.2018.2869095).
- [10] E. Chicca and G. Indiveri, "A recipe for creating ideal hybrid memristive-CMOS neuromorphic processing systems," *Appl. Phys. Lett.*, vol. 116, no. 12, Mar. 2020, Art. no. 120501, doi: [10.1063/1.5142089](https://doi.org/10.1063/1.5142089).
- [11] S. Hwang, H. Kim, J. Park, M.-W. Kwon, M.-H. Baek, J.-J. Lee, and B.-G. Park, "System-level simulation of hardware spiking neural network based on synaptic transistors and I&F neuron circuits," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1441–1444, Sep. 2018, doi: [10.1109/LED.2018.2853635](https://doi.org/10.1109/LED.2018.2853635).
- [12] K. Roy, A. Jaiswal, and P. Panda, "Towards spike-based machine intelligence with neuromorphic computing," *Nature*, vol. 575, no. 7784, pp. 607–617, Nov. 2019, doi: [10.1038/s41586-019-1677-2](https://doi.org/10.1038/s41586-019-1677-2).
- [13] H. Kim, S. Hwang, J. Park, and B.-G. Park, "Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system," *Nanotechnology*, vol. 28, no. 40, Oct. 2017, Art. no. 405202, doi: [10.1088/1361-6528/aa86f8](https://doi.org/10.1088/1361-6528/aa86f8).
- [14] J. Shi, S. D. Ha, Y. Zhou, F. Schoofs, and S. Ramanathan, "A correlated nickelate synaptic transistor," *Nature Commun.*, vol. 4, no. 1, p. 2676, Oct. 2013, doi: [10.1038/ncomms3676](https://doi.org/10.1038/ncomms3676).
- [15] S. Lim, C. Sung, H. Kim, T. Kim, J.-J. Kim, and H. Hwang, "Improved synapse device with MLC and conductance linearity using quantized conduction for neuromorphic systems," *IEEE Electron Device Lett.*, vol. 39, no. 2, pp. 312–315, Feb. 2018, doi: [10.1109/LED.2018.2789425](https://doi.org/10.1109/LED.2018.2789425).
- [16] H. Kim, J. Park, M.-W. Kwon, J.-H. Lee, and B.-G. Park, "Silicon-based floating-body synaptic transistor with frequency-dependent short- and long-term memories," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 249–252, Mar. 2016, doi: [10.1109/LED.2016.2521863](https://doi.org/10.1109/LED.2016.2521863).
- [17] D. Sarkar, J. Tao, W. Wang, Q. Lin, M. Yeung, C. Ren, and R. Kapadia, "Mimicking biological synaptic functionality with an indium phosphide synaptic device on silicon for scalable neuromorphic computing," *ACS Nano*, vol. 12, no. 2, pp. 1656–1663, Jan. 2018, doi: [10.1021/acsnano.7b08272](https://doi.org/10.1021/acsnano.7b08272).
- [18] S. Oh, C.-H. Kim, S. Lee, J. S. Kim, and J.-H. Lee, "Unsupervised online learning of temporal information in spiking neural network using thin-film transistor-type NOR flash memory devices," *Nanotechnology*, vol. 30, no. 43, Oct. 2019, Art. no. 435206, doi: [10.1088/1361-6528/ab34da](https://doi.org/10.1088/1361-6528/ab34da).
- [19] S. K. Kim, D.-M. Geum, H.-R. Lim, J. Han, H. Kim, Y. Jeong, and S.-H. Kim, "Photo-responsive synapse using ge synaptic transistors and GaAs photodetectors," *IEEE Electron Device Lett.*, vol. 41, no. 4, pp. 605–608, Apr. 2020, doi: [10.1109/LED.2020.2971321](https://doi.org/10.1109/LED.2020.2971321).
- [20] R. Guo, W. Lin, X. Yan, T. Venkatesan, and J. Chen, "Ferroic tunnel junctions and their application in neuromorphic networks," *Appl. Phys. Rev.*, vol. 7, no. 1, Mar. 2020, Art. no. 011304, doi: [10.1063/1.5120565](https://doi.org/10.1063/1.5120565).
- [21] J. Zhu, T. Zhang, Y. Yang, and R. Huang, "A comprehensive review on emerging artificial neuromorphic devices," *Appl. Phys. Rev.*, vol. 7, no. 1, Mar. 2020, Art. no. 011312, doi: [10.1063/1.5118217](https://doi.org/10.1063/1.5118217).
- [22] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, no. 7191, pp. 80–83, May 2008, doi: [10.1038/nature06932](https://doi.org/10.1038/nature06932).
- [23] M. Prezioso, M. R. Mahmoodi, F. M. Bayat, H. Nili, H. Kim, A. Vincent, and D. B. Strukov, "Spike-timing-dependent plasticity learning of coincidence detection with passively integrated memristive circuits," *Nature Commun.*, vol. 9, no. 1, p. 5311, Dec. 2018, doi: [10.1038/s41467-018-07757-y](https://doi.org/10.1038/s41467-018-07757-y).
- [24] M. Mahmoodi, "An analog neuro-optimizer with adaptable annealing based on 64×64 OTIR crossbar circuit," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2019, pp. 330–333, doi: [10.1109/IEDM19573.2019.8993442](https://doi.org/10.1109/IEDM19573.2019.8993442).
- [25] H. Kim, H. Nili, M. Mahmoodi, and D. Strukov, "4K-memristor analog-grade passive crossbar circuit," 2019, *arXiv:1906.12045*. [Online]. Available: <http://arxiv.org/abs/1906.12045>
- [26] M. Das, A. Kumar, R. Singh, M. T. Htay, and S. Mukherjee, "Realization of synaptic learning and memory functions in Y<sub>2</sub>O<sub>3</sub> based memristive device fabricated by dual ion beam sputtering," *Nanotechnol.*, vol. 29, no. 5, Feb. 2018, Art. no. 055203, doi: [10.1088/1361-6528/aa0eb](https://doi.org/10.1088/1361-6528/aa0eb).
- [27] S. Chandrasekaran, F. M. Simanjuntak, D. Panda, and T.-Y. Tseng, "Enhanced synaptic linearity in ZnO-based invisible memristive synapse by introducing double pulsing scheme," *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4722–4726, Nov. 2019, doi: [10.1109/TED.2019.2941764](https://doi.org/10.1109/TED.2019.2941764).
- [28] G. C. Adam, B. D. Hoskins, M. Prezioso, F. Merrih-Bayat, B. Chakrabarti, and D. B. Strukov, "3-D memristor crossbars for analog and neuromorphic computing applications," *IEEE Trans. Electron Devices*, vol. 64, no. 1, pp. 312–318, Jan. 2017, doi: [10.1109/TED.2016.2630925](https://doi.org/10.1109/TED.2016.2630925).
- [29] B. Zhao, M. Xiao, and Y. N. Zhou, "Synaptic learning behavior of a TiO<sub>2</sub> nanowire memristor," *Nanotechnology*, vol. 30, no. 42, Oct. 2019, Art. no. 425202, doi: [10.1088/1361-6528/ab3260](https://doi.org/10.1088/1361-6528/ab3260).
- [30] S. Luo, N. Xu, Z. Guo, Y. Zhang, J. Hong, and L. You, "Voltage-controlled skyrmion memristor for energy-efficient synapse applications," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 635–638, Apr. 2019, doi: [10.1109/LED.2019.2898275](https://doi.org/10.1109/LED.2019.2898275).
- [31] K. Moon, E. Cha, J. Park, S. Gi, M. Chu, K. Baek, B. Lee, S. H. Oh, and H. Hwang, "Analog synapse device with 5-b MLC and improved data retention for neuromorphic system," *IEEE Electron Device Lett.*, vol. 37, no. 8, pp. 1067–1070, Aug. 2016, doi: [10.1109/LED.2016.2583545](https://doi.org/10.1109/LED.2016.2583545).
- [32] Z. Li, B. Tian, K.-H. Xue, B. Wang, M. Xu, H. Lu, H. Sun, and X. Miao, "Coexistence of digital and analog resistive switching with low operation voltage in oxygen-gradient HfOx memristors," *IEEE Electron Device Lett.*, vol. 40, no. 7, pp. 1068–1071, Jul. 2019, doi: [10.1109/LED.2019.2917935](https://doi.org/10.1109/LED.2019.2917935).
- [33] Y. Lin, "Analog-digital hybrid memristive devices for image pattern recognition with tunable learning accuracy and speed," *Small Methods*, vol. 3, no. 10, Oct. 2019, Art. no. 1900160, doi: [10.1002/smt.201900160](https://doi.org/10.1002/smt.201900160).
- [34] Y. Yang, Y. He, S. Nie, Y. Shi, and Q. Wan, "Light stimulated IGZO-based Electric-Double-Layer transistors for photoelectric neuromorphic devices," *IEEE Electron Device Lett.*, vol. 39, no. 6, pp. 897–900, Jun. 2018, doi: [10.1109/LED.2018.2824339](https://doi.org/10.1109/LED.2018.2824339).
- [35] Y. He, S. Nie, R. Liu, S. Jiang, Y. Shi, and Q. Wan, "Dual-functional long-term plasticity emulated in IGZO-based photoelectric neuromorphic transistors," *IEEE Electron Device Lett.*, vol. 40, no. 5, pp. 818–821, May 2019, doi: [10.1109/LED.2019.2908727](https://doi.org/10.1109/LED.2019.2908727).
- [36] J. Kim, "Modulation of synaptic plasticity mimicked in Al nanoparticle-embedded IGZO synaptic transistor," *Adv. Electron. Mater.*, vol. 6, no. 4, Apr. 2020, Art. no. 1901072, doi: [10.1002/aelm.201901072](https://doi.org/10.1002/aelm.201901072).
- [37] K. Beom, M. Kim, H. Lee, H. J. Kim, S.-Y. Cho, H. H. Lee, C. J. Kang, and T.-S. Yoon, "Effect of nitrogen-doping on drain current modulation characteristics of an indium-gallium-zinc oxide thin-film transistor," *Nanotechnology*, vol. 31, no. 26, Jun. 2020, Art. no. 265201, doi: [10.1088/1361-6528/ab7fce](https://doi.org/10.1088/1361-6528/ab7fce).
- [38] M. M. Billah, M. M. Hasan, and J. Jang, "Effect of tensile and compressive bending stress on electrical performance of flexible a-IGZO TFTs," *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 890–893, Jul. 2017, doi: [10.1109/LED.2017.2707279](https://doi.org/10.1109/LED.2017.2707279).
- [39] S. Bolat, "Inkjet-Printed and deep-UV-annealed YAlO<sub>x</sub> dielectrics for high-performance IGZO thin-film transistors on flexible substrates," *Adv. Electron. Mater.*, vol. 5, no. 6, Jun. 2019, Art. no. 1800843, doi: [10.1002/aelm.201800843](https://doi.org/10.1002/aelm.201800843).
- [40] W. Huo, Z. Mei, Y. Sui, S.-Y. Cho, T. Han, T. Wang, H. Liang, and X. Du, "Flexible transparent InGaZnO thin-film transistors on muscovite mica," *IEEE Trans. Electron Devices*, vol. 66, no. 5, pp. 2198–2201, May 2019, doi: [10.1109/TED.2019.2902346](https://doi.org/10.1109/TED.2019.2902346).
- [41] B. W. An, J. H. Shin, S.-Y. Kim, J. Kim, S. Ji, J. Park, Y. Lee, J. Jang, Y.-G. Park, E. Cho, S. Jo, and J.-U. Park, "Smart sensor systems for wearable electronic devices," *Polymers*, vol. 9, no. 12, p. 303, Jul. 2017, doi: [10.3390/polym908303](https://doi.org/10.3390/polym908303).
- [42] J. Jeon, H. B. R. Lee, and Z. Bao, "Flexible wireless temperature sensors based on Ni microparticle-filled binary polymer composites," *Adv. Mater.*, vol. 25, no. 6, pp. 850–855, Feb. 2013, doi: [10.1002/adma.201204082](https://doi.org/10.1002/adma.201204082).

[43] T. Q. Trung and N. E. Lee, "Flexible and stretchable physical sensor integrated platforms for wearable human-activity monitoring and personal healthcare," *Adv. Mater.*, vol. 28, no. 22, pp. 4338–4372, Jun. 2016, doi: [10.1002/adma.201504244](https://doi.org/10.1002/adma.201504244).

[44] W. Chakraborty, B. Grisafe, H. Ye, I. Lightcap, K. Ni, and S. Datta, "BEOL compatible dual-gate ultra thin-body W-doped indium-oxide transistor with  $I_{on} = 370 \mu A/\mu m$ ,  $SS = 73 mV/dec$  and  $I_{on}/I_{off}$  ratio  $> 4 \times 10^9$ ," in 2020 Symp. VLSI Technol., Jun. 2020, p. TS2-1., in *Proc. Symp. VLSI Technol., Jun.*, 2020, p. TS2-1.

[45] H. Fujiwara, Y. Sato, N. Saito, T. Ueda, and K. Ikeda, "Surrounding gate vertical-channel FET with gate length of 40 nm using BEOL compatible high-thermal-tolerance In-Al-Zn oxide channel," in *Proc. Symp. VLSI Technol., Jun.*, 2020, p. TS2-2.

[46] J. T. Jang, G. Ahn, S.-J. Choi, D. M. Kim, and D. H. Kim, "Control of the boundary between the gradual and abrupt modulation of resistance in the Schottky barrier tunneling-modulated amorphous Indium-Gallium-Zinc-Oxide memristors for neuromorphic computing," *Electronics*, vol. 8, no. 10, p. 1087, Sep. 2019, doi: [10.3390/electronics8101087](https://doi.org/10.3390/electronics8101087).

[47] C. Sung, S. Lim, H. Kim, T. Kim, K. Moon, J. Song, J.-J. Kim, and H. Hwang, "Effect of conductance linearity and multi-level cell characteristics of TaOx-based synapse device on pattern recognition accuracy of neuromorphic system," *Nanotechnology*, vol. 29, no. 11, Mar. 2018, Art. no. 115203, doi: [10.1088/1361-6528/aaa733](https://doi.org/10.1088/1361-6528/aaa733).

[48] S. Chandrasekaran, F. M. Simanjuntak, R. Saminathan, D. Panda, and T.-Y. Tseng, "Improving linearity by introducing Al in HfO2 as a memristor synapse device," *Nanotechnology*, vol. 30, no. 44, Nov. 2019, Art. no. 445205, doi: [10.1088/1361-6528/ab3480](https://doi.org/10.1088/1361-6528/ab3480).

[49] D. Kwon, S. Lim, J.-H. Bae, S.-T. Lee, H. Kim, C.-H. Kim, B.-G. Park, and J.-H. Lee, "Adaptive weight quantization method for nonlinear synaptic devices," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 395–401, Jan. 2019, doi: [10.1109/TED.2018.2879821](https://doi.org/10.1109/TED.2018.2879821).

[50] I.-T. Wang, C.-C. Chang, L.-W. Chiu, T. Chou, and T.-H. Hou, "3D Ta/TaOx/TiO2/Ti synaptic array and linearity tuning of weight update for hardware neural network applications," *Nanotechnology*, vol. 27, no. 36, Sep. 2016, Art. no. 365204, doi: [10.1088/0957-4484/27/36/365204](https://doi.org/10.1088/0957-4484/27/36/365204).

[51] J.-M. Choi, E.-J. Park, J.-J. Woo, and K.-W. Kwon, "A highly linear neuromorphic synaptic device based on regulated charge Trap/Detrap," *IEEE Electron Device Lett.*, vol. 40, no. 11, pp. 1848–1851, Nov. 2019, doi: [10.1109/LED.2019.2943113](https://doi.org/10.1109/LED.2019.2943113).



**YEONGJIN HWANG** is currently pursuing the B.S. degree in electronic engineering with Yeungnam University, Gyeongsan, South Korea. His current research interests include synaptic devices and neuromorphic systems.



**SUNG-JIN CHOI** received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2008 and 2012, respectively. He is currently an Associate Professor with the School of Electrical Engineering, Kookmin University, Seoul, South Korea.



**DONG MYONG KIM** (Member, IEEE) received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, South Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Minnesota, Twin Cities, MN, USA, in 1993. He has been a Professor with the School of Electrical Engineering, Kookmin University, Seoul, since 1993.



**JUN TAE JANG** received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, South Korea, in 2014 and 2016, respectively, where he is currently pursuing the Ph.D. degree with the School of Electrical Engineering.



**HYUNGJIN KIM** (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 2010, 2012, and 2017, respectively. He is currently an Assistant Professor with the Department of Electronic Engineering, Inha University, Incheon, South Korea. His current research interests include nanoscale silicon devices, synaptic devices, and neuromorphic systems.



**JUNGI MIN** received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, South Korea, in 2018 and 2020, respectively.



**DAE HWAN KIM** (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1996, 1998, and 2002, respectively. He is currently a Professor with the School of Electrical Engineering, Kookmin University, Seoul. His current research interests include nanoCMOS, oxide and organic thin-film transistors, biosensors, and neuromorphic devices.

...