

Received September 1, 2020, accepted September 15, 2020, date of publication September 21, 2020, date of current version October 1, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3025153

A 12-Bit Column-Parallel Two-Step Single-Slope ADC With a Foreground Calibration for CMOS Image Sensors

QIHUI ZHANG[®], (Graduate Student Member, IEEE), NING NING[®], (Member, IEEE), JING LI[®], (Member, IEEE), QI YU, (Member, IEEE), KEJUN WU[®], (Member, IEEE), AND ZHONG ZHANG[®], (Student Member, IEEE)

State Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China Corresponding authors: Ning Ning (ning_ning@uestc.edu.cn) and Jing Li (lijing686@uestc.edu.cn)

This work was supported by the National Natural Science Foundation of China under project 61404022 and 61774028.

ABSTRACT This paper proposes a novel 12-bit column-parallel two-step single-slope (SS) analog-to-digital converter (ADC) for high-speed CMOS image sensors. Cooperating with the output offset storage (OOS) technique, a new correlated double sampling (CDS) is adopted to reduce the non-uniformity in column-level ADCs. In the proposed structure, the decision point of the comparator is independent of the input signal. The variation of the comparator offset caused by the input level is eliminated. Through a foreground calibration, the non-idealities from the ramp generator and the column ADC are both corrected. Design and simulation in a 130nm CMOS process, the proposed ADC achieves the differential nonlinearity (DNL) of +0.76/-0.8 LSB and the integral nonlinearity (INL) of +1.06/-0.84 LSB at a sampling frequency of 100 KS/s with the calibration. The effective number of bits (ENOB) is also improved from 4.66 bits to 11.25 bits. The single ADC occupies an active area of $7.5 \times 775 \ \mu m^2$ and the power consumption is $72 \ \mu W$.

INDEX TERMS Column-parallel ADC, single-slope (SS) ADC, two-step ADC, foreground calibration.

I. INTRODUCTION

CMOS Image Sensor (CIS) is an important component in the visual system, which has been widely used in digital single-lens reflex (DSLR) cameras, digital camcorders, and medical equipment. With the development of digital imager technology, the demands for CMOS imagers with the highresolution format, high frame rate, and high ADC resolution have grown rapidly. This necessarily increases the conversion speed of each column ADC. Therefore, multiple types of column-parallel ADC architectures have been employed to increase the sampling rate, such as successive approximate register (SAR) ADCs [1]–[4], cyclic ADCs [5], [6], and single-slope (SS) ADCs [7]–[11].

Although SAR ADCs have been utilized in various highspeed image sensors, they occupy a large silicon area due to the DAC capacitor array. Cyclic ADCs only need less silicon area while keeping the comparable speed to SAR ADCs. However, they consume more power owing to the high-gain and high-speed operational amplifier. SS ADCs

The associate editor coordinating the review of this manuscript and approving it for publication was Dušan Grujić¹⁰.

are mostly applied in CIS because of their simplicity, low power dissipation, high linearity, and small area. However, the conversion speed of the SS ADCs is slow. A *T*-bit SS ADC requires 2^T clock cycles, which is much longer than *T* clock cycles required by both SAR ADC and cyclic ADC. Although several high-speed SS ADCs have been reported in [9]–[11], they use extremely high clock frequency which results in high power consumption.

To overcome the low-speed problem, multiple two-step (TS) SS ADCs have been proposed [12]–[21]. A *T*-bit TS SS ADCs divide the A/D conversion process into *M*-bit coarse conversion and *N*-bit fine conversion where T = M + N. Compared with the standard SS ADC, the conversion time of the TS-SS ADC is reduced to $2^M + 2^N$ clock steps, which greatly improves the conversion speed. With the usage of a holding capacitor [13], the final analog coarse voltage can be stored. However, any parasitic capacitors existing in the holding capacitor will distort the fine ramp slope. Through a four-input comparator [14], the conversion paths for the coarse ramp and the fine ramp are separated. Although it prevents the deterioration of the fine ramp slope, the ADC linearity will be worsened by the signal-dependent charge injection.



FIGURE 1. Simplified schematics of (a) the proposed two-step SS ADC with the 4 T-APS and (b) the multistage comparator.

By connecting each reference voltage of the coarse ramp to the comparator input nodes [16], this architecture realizes the two-step conversion without any memory capacitors. But, the input paths of the comparator grow exponentially with the resolution of the coarse conversion [17]. The routing will become necessarily complicated and more switch errors will be introduced.

Although the TS-SS ADCs are implemented in different circuit topologies, the signal-dependent comparator offset will deteriorate the linearity of the ADC in the above designs. In this work, a novel 12-bit two-step SS ADC has been proposed. It eliminates the dynamic comparator offset with the merging of the sampling and the conversion paths. Through a foreground calibration, the proposed TS-SS ADC achieves high-speed conversion while ensuring excellent linearity. The outline of this paper is as follows. In section II, the architecture and operating principle of the proposed TS-SS ADC are described. The non-ideal factors limiting the system linearity are analyzed in section III. Section IV and Section V give the foreground calibration method and simulation results, respectively. Finally, the conclusions are drawn in section VI.

II. THE PROPOSED TWO-STEP SS ADC

A. ARCHITECTURE OF THE PROPOSED TWO-STEP ADC

Fig. 1(a) shows the simplified schematic of the 4-transistors (4-T) active pixel sensor (APS) and the proposed TS-SS ADC. The proposed column ADC consists of a multistage comparator, a sampling capacitor (C_S), a holding capacitor (C_H), a set of switches, delay control logic, and data memory.

The resistor DAC-based ramp generator, which is shared by all column ADCs, is composed of two parts: a coarse ramp V_{RC} for *M*-bit coarse conversion and a fine ramp V_{RF} for N-bit fine conversion. The total bit (T-bit) resolution of the proposed ADC is T = M + N. The C_S is utilized to sample the reset voltage and the signal voltage, which are both supplied by 4-T APS. The C_H is connected in series with the ramp generator. The top plate of the C_H is applied to store the final determined charge in the coarse conversion. This charge represents the coarse conversion residue. Moreover, the bottom plate of the C_H is driven by the fine ramp to realize the fine conversion. Through the delay control logic, the decision error that occurs in the coarse conversion can be relaxed. The conversion results are latched by the column memory. V_{CM1} and V_{CM2} are the common-mode voltages of the PreAmp1 and the PreAmp2, where $V_{CM1} = 1.6$ V and $V_{CM2} = 0.8$ V.

To remove the pixel offsets, a multistage comparator topology with output offset storage (OOS) [22] technique has been used to conduct the CDS operation. Due to the single-ended structure, the input swing of the preAmp1 needs to cover the range of the analog input signal for correct conversion. Hence, in the preAmp1, the PMOS transistors are used for input pairs and the supply voltage is 3.3 V. To prevent the output of the preAmp1 from being saturated, the gain of the preAmp1 is set to 1. Thanks to the direct-current (DC) split of the offset storage capacitor C_D , other pre-amplifiers can be designed with 1.2V supplies to reduce the power consumption. From the preAmp2 to preAmp4, the NMOS input pairs



FIGURE 2. (a) Timing diagram of the proposed ADC; (b) Equivalent input waveform of the comparator.

are used to enhance the gain of each amplifier, which are 17 dB, 17dB, and 62dB, respectively. Since the gain of the preAmp1 is only 1, the noise contribution of the PreAmp1 and the PreAmp2 both need to be taken into account. Thanks to the OOS technique(or auto-zeroing), the input-referred noise of the preAmp1 is shaped by a comb filter [23]. The low frequency noise component is suppressed. The simulation shows that the input-referred noises of the preAmp1 and the preAmp2 are 49 μ V_{rms} and 36 μ V_{rms}, respectively. The simplified schematic of the multistage comparator is shown in Fig.1(b).

B. OPERATION OF THE PROPOSED TWO-STEP SS ADC

With the simplified schematic shown in Fig. 1(a), the main operation of the proposed column ADC is performed in four phases: reset sampling, signal sampling, coarse A/D conversion, and fine A/D conversion. The complete timing diagram of the proposed two-step SS ADC is shown in Fig.2(a).

Reset Sampling. First, with switches RX, S_S , S_H , S_R , and S_A close, a reset voltage V_{reset} from the pixel is sampled by C_S . Then, when the switch RX is turned off, the error

voltage V_E from RX, which includes the charge injection and the clock feedthrough, is also sampled by C_S after a certain time delay. Next, by sequentially turning off S_R and S_S, the signal-dependent switch errors caused by the sampling switch S_S are both eliminated. Finally, through the coarse ramp switch S_C, the maximum voltage V_{CT} of the coarse ramp is loaded into the left plate of the C_S (or voltage node P₂), as shown in Fig. 1(a). The resulting positive input voltage of the comparator V_{P1} is

$$V_{P1} = V_{CM1} - (V_{reset} + V_E - V_{CT}), \qquad (1)$$

where P₁ is the input node of the comparator. With the OOS technology, the input-referred offset $V_{offset1}$ of the preAmp1 and the differential input voltage $(V_{P1} - V_{CM1})$ are both amplified to the output coupling capacitor C_D. The right plate charge of the C_D is calculated from

$$QC_D = \left(V_{CM2} - (V_{reset} + V_E - V_{CT}) - V_{offset1}\right) \times C_D,$$
(2)

When the S_A is switched off, the charge stored on the C_D remains constant.

Signal Sampling. With the TX closed, the photodiode (PD) charges are generated by the incident light. This causes the pixel output V_{signal} to be

$$V_{signal} = V_{reset} + V_E - V_S, \tag{3}$$

where V_S is the actual signal that corresponds to the incident light intensity. Then, S_C is open and S_R , S_S are closed. The signal voltage V_{signal} is sampled by C_S . Next, similar to the reset sampling phase, the S_R is turned off before the S_S .

Coarse A/D conversion. With the closure of the S_C , the left plate of the C_S is driven by the coarse ramp V_{RC} . Considering the stored charge on the C_D , the equivalent voltage at the input node P_1 is calculated from

$$V_{P1}^{\prime} = V_{CM1} + (V_S - (V_{CT} - V_{RC})).$$
(4)

The input offset of the preAmp1, the reset signal from the pixel, and the charge errors from the RX are all canceled. Hence, with the output coupling capacitor C_D , the CDS operation based OOS is realized. The essence of the conversion is to determine the sign of $V'_{P1} - V_{CM1}$. During the coarse A/D conversion, V_{RC} starts in synchrony with the coarse counter and sweeps from V_{CT} to $V_{CT} - V_{FS}$, where V_{FS} is the full-scale voltage. If the signal V_S is

$$V_{CM1} + (V_S - (m+1) \Delta V_{RC}) < V_{CM1} < V_{CM1} + (V_S - m \Delta V_{RC}), \quad (5)$$

the comparator output V_O will be changed to the logic low when $V_{CT} - V_{RC}$ becomes $(m + 1) \Delta V_{RC}$, as shown in Fig. 2(b). ΔV_{RC} is the minimum conversion voltage of the coarse ramp, which is $V_{FS} / 2^M$. Then, the upper *M*-bit memory stores the coarse counter value as the coarse A/D result D_M and S_H is turned off. At this moment, the bottom plate charge of the C_H (node P₃) is

$$QC_H = \left(V_{ref} - (V_{CT} - (m+1)\,\Delta V_{RC})\right) \times C_D. \tag{6}$$

When V_{RC} drops to $V_{CT} - V_{FS}$, the coarse conversion is over and the S_C is open.

Fine A/D conversion. When S_F is closed, the fine ramp signal V_{RF} is coupled to the positive input of the comparator through the C_H. According to the charge conservation, the equivalent voltage at the input node P₁ is obtained from

$$V_{P1}^{,} = V_{CM1} + (V_S - (m+1)\Delta C) + (V_{RF} - V_{ref}), \quad (7)$$

where $V_{RF} - V_{ref}$ is the effective fine ramp voltage. Since the fine ramp signal V_{RF} spans from $V_{ref} + \Delta V_{RC}$ to V_{ref} , the variation of the resulting coupling voltage V'_{P1} is ΔV_{RC} , as illustrated in the gray line of Fig. 2(b). The step of the fine ramp is ΔV_{RF} , which is $\Delta V_{RC} / 2^N$. When V'_{P1} drops below the V_{CM1} , the comparator output V_O is changed to the logic low again and the lower *N*-bit memory stores the fine counter value as the fine A/D result D_N . Therefore, the final digital output D_{OUT} is calculated from:

$$D_{OUT} = 2^N \times D_M + D_N - 2^N \tag{8}$$

III. ACCURACY CONSIDERATION

A. THE NONLINEARITY OF THE RAMP GENERATOR

Generally, the performance of each column ADC is directly determined by the linearity of the ramp generator. To guarantee the monotonicity of the proposed ADC [12], the resistorstring DAC (RDAC) architecture is adopted for the ramp generator. However, for high-resolution applications (beyond 10-bit), the switch components of the voltage selector grow exponentially with the number of bits. This will result in larger RC output delay, unacceptable silicon area, and complex metal routing. Hence, with two cascaded resistor strings, the resistor-resistor-string DAC (RRDAC) [24] is utilized in this work and illustrated in Fig. 3. Through the reference buffers (OP₅ and OP₆), the fine resistor ladder is connected to a unit coarse resistor. Due to the isolation of the operational amplifiers (op-amps), the effective resistance of the unit coarse resistor is not reduced by the fine ladder. Similarly, since the input nodes of the output buffers OP₃ and OP₄ both have high input impedance, the on-resistance of the switches in the voltage selector also cannot reduce the effective resistance of the unit coarse resistor. The mismatch of the switches hardly deteriorates the linearity of the ramp generator. Considering that the voltage of the ramp generator drops monotonically, only one pair of switches is switched in each conversion period. One switch is on and the other is off. Thus, the clock feedthrough errors will be neutralized and disappear rapidly [25], [26]. The major error sources in the RRDAC are resistor mismatch and amplifier offsets.

To investigate the effect of resistor mismatch on the ADC performance, Fig. 4 shows the simulated averaged ENOB and SFDR as a function of mismatch deviation $\sigma(\Delta R/R)$. As can be seen, the linearity of the column ADC is deteriorated severely as the resistor mismatch increases. When the mismatch deviation remains at 1%, the ENOB and SFDR are only 9.42 bits and 62.27 dB, respectively.



FIGURE 3. Simplified schematics of the ramp generator. (a) Coarse ramp; (b) Fine ramp.



FIGURE 4. The dynamic performance versus mismatch deviation. (a) ENOB; (b) SFDR.

Actually, the input-referred offsets of the op-amps will further degrade the ADC performance. In the fine conversion, the bottom plate of the C_H is switched from V_{ref} to V_{RF} . Due to the offset difference V_{diff} between OP₄ and OP₇, the effective fine ramp will shift vertically, as shown in Fig. 5(a). The over-ranged ramp will cause a dead-band in the final



FIGURE 5. The degradations of the effective fine ramp are caused by (a) offsets of OP4 and OP7, and (b) offsets of OP5 and OP6.

digital output. Then, considering the offsets in OP_5 and OP_6 , not only the conversion range of the effective fine ramp is changed but the ramp slope is also deteriorated. As shown in Fig. 5(b), the shadows represent the probable range of the real effective fine ramp caused by the offsets in OP_5 and OP_6 .

B. THE NONLINEARITY OF THE COLUMN ADC

In the column ADC, non-idealities such as charge errors of MOS switches, parasitic capacitors, and comparator offsets can also make the proposed structure malfunctioned. After the reset sampling phase, taking into account these non-ideal factors, the resulting positive input voltage V_{P1} in (1) is rewritten with

$$V_{P1} = V_{CM1} + \frac{Q_{SR}}{C_S + C_{Cp1}} - \frac{C_S}{C_S + C_{Cp1}} \left(V_{reset} + V_E - \left(V_{CT} + V_{RC,offset} \right) \right), \quad (9)$$

where $V_{RC,offset}$ is the output offset of the coarse ramp, Q_{SR} is the charge error when S_R is open, C_{Cp1} is a parasitic capacitor existing at node P_1 , as shown in Fig. 1(a). Similarly, when the signal sampling is over and the coarse conversion began, the equivalent voltage V'_{P1} in (4) is re-calculated from

$$V_{P1}^{,} = V_{CM1} + V_{offsetr} + \frac{\Delta Q_{SA}}{C_D} - \frac{C_S}{C_S + C_{CP1}} \left(V_S - (V_{CT} - V_{RC}) \right), \quad (10)$$



FIGURE 6. The degradations of the effective coarse ramp.

where $V_{offsetr}$ is the residual input-referred offset contributed by preAmp2-4. ΔQ_{SA} is the mismatch in charge injection from two switches S_A . Thanks to the CDS, the output offset $V_{RC,offset}$ of the coarse ramp and the charge error Q_{SR} are both canceled. When the comparator output V_O is changed to the logic low, S_H is switched off immediately and the charge error Q_{SH} injects into the bottom plate of the C_H . After V_{RC} drops to $V_{CT} - V_{FS}$, the S_C is open and the charge error Q_{SC} flows into the node P_2 . During the fine A/D conversion, the equivalent voltage V'_{P1} in (7) is re-calculated from

$$V_{P1}^{\cdot} = V_{CM1} + V_{offsetr} + \frac{\Delta Q_{SA}}{C_D} - \alpha \left(V_S + f \left(V_{RC}\right) - V_{CT} + \beta \left(V_{RF} - V_{ref}\right) + V_{E,SW}\right),$$

$$f \left(V_{RC}\right) = \beta \gamma V_{RC} + (1 - \beta \gamma) \left(V_{CT} - V_{FS}\right),$$

$$\alpha = \frac{C_S}{C_S + C_{CP1}}, \quad \beta = \frac{C_H}{C_H + C_{CP2} + \left(C_S ||C_{CP1}\right)},$$

$$\gamma = \frac{C_H}{C_H + C_{CP3}}, \quad V_{E,SW} = \frac{\beta Q_{SC}}{C_H} - \frac{\beta \gamma Q_{SH}}{C_H}$$
(11)

where C_{Cp2} and C_{Cp3} are parasitic capacitors existing at nodes P_2 and P_3 , respectively. $V_{E,SW}$ is the switch error caused by S_C and S_H .

The parasitic capacitors will cause a severe ramp error, which degrades the linearity of the proposed ADC seen from (11). The effective coarse ramp voltage used for fine conversion is no longer the original coarse ramp V_{RC} but the $f(V_{RC})$ in (11), as illustrated in the blue line of Fig. 6. The variation in the coarse ramp slope will cause a huge voltage gap such as V_D , which is far beyond the conversion range of the fine ramp. For example, when V_{RC} drops to V_{H2} and S_H is open at the time of T_2 , as shown in Fig. 6, the resulting voltage gap, the switch S_H needs to be turned off in advance at the time of T_1 . However, for a causal system, it cannot be implemented physically. If V_{RC} drops to $V_{CT} - V_{FS}$, V_{RC} will be reset to V_{CT} subsequently. After that, S_C will be open. The resulting effective coarse ramp is changed to

$$f(V_{RC}) = \beta \gamma V_{RC} + (1 - \beta \gamma) V_{CT}, \qquad (12)$$

which is the red line shown in Fig. 6. The calibrated coarse ramp is the vertical shift of the real ramp. To ensure that the voltage used in the fine conversion is V_{H2} , the opening time of the S_H is simply delayed by T_D. Therefore, by constructing a proper delay chain and expanding the range of coarse ramp signal (V_{Re}), this coarse ramp error can be alleviated. However, there is also a serious slope difference between the effective coarse ramp and the effective fine ramp. The slope of the effective coarse ramp and the effective fine ramp are denoted as $\beta\gamma$ and β , respectively, as shown in (11).

Since the input common-mode voltage V_{CM1} is kept at the same level during the whole conversion process, the decision point of the comparator is independent of the input signal. The variation of comparator offset caused by the input level can be canceled [27], [28]. The residual input-referred offset Voffsetr is viewed as a constant static voltage. Since switches S_C, S_H, and S_A are all connected to fixed voltages, the resulting charge errors Q_{SC} , Q_{SH} , and ΔQ_{SA} are also regarded as static errors when these switches are turned off. Hence, the above static errors from the column ADC can be corrected by a foreground calibration, as depicted in section IV. Since the residual comparator offset $V_{offsetr}$ and charge error ΔQ_{SA} exist in the whole conversion, they cannot introduce the extra conversion dead-band. However, charge errors QSC, QSH only exist in the fine conversion, they also cause the vertical shift of the effective fine ramp, as shown in Fig.5(a). Thus, the deadband in digital output is also generated.

IV. FOREGROUND CALIBRATION

In this work, the conversion process has been re-divided into 5-bit coarse conversion and 8.5-bit fine conversion. The conversion range of the fine ramp is extended by $\pm 0.75 \Delta C$ to cover the decision error that occurs at the coarse conversion. Similarly, to calibrate the slope degradation of the coarse ramp caused by parasitic capacitors, the range of the original coarse ramp is also slightly extended analyzed in section III(B). The conversion steps of coarse and fine conversion are 41 and 320, respectively. The clock period of the coarse conversion needs to be extended to ensure that the coarse ramp can be established within 0.5 LSB during a coarse conversion cycle. The clock periods of the coarse conversion and fine conversion are 60 ns and 20 ns, respectively. The main clock frequency of the proposed ADC is 50 MHz. Fig. 7 shows a complete schematic of the proposed ramp generator. A 5-bit redundant R-string with the unit resistor R_{U1} of 190 Ω constitutes the coarse ramp generator, and the fine ramp generator is composed of an 8.5-bit R-string with the unit resistor R_{U2} of 10 Ω .

Considering the sources of the non-ideal factors (from the ramp generator and the column ADC), the foreground calibration can be performed in two steps: 1) the coarse correction for the input-referred offsets of the op-amps in the ramp generator, and 2) the fine correction for the ramp slope degradation and the resistor mismatch. In the coarse calibration, by adjusting the transconductance of the input transistors according to 6-bit digital codes [29], the offsets of op-amps



FIGURE 7. Schematics of the proposed ramp generator. (a) Coarse ramp; (b) Fine ramp.



FIGURE 8. Schematic diagram of the operational amplifier with a 6-bit embedded DAC.

 OP_{4-6} in the ramp generator are alleviated. Fig. 8 shows a simplified schematic diagram of the op-amp used in OP_{4-6} . Using the concept that the fine ramp signal is selected as a reference element to represent the coarse ramp [30], the fine calibration is performed by the ramp generator itself and only requires little digital logic.

A. THE COARSE CALIBRATION

Considering the sources of the ramp offsets, as elaborated in section III (A), the coarse calibration can be divided into two major steps: one is used to correct the offsets of OP_5 and OP_6 , the other is used to compensate the offset difference between



FIGURE 9. The flow chart of the coarse calibration scheme for ramp offsets, such as (a) offsets of OP5 and OP6, and (b) the offset difference between OP4 and OP7.

 OP_4 and OP_7 . The proposed coarse calibration flow chart is presented in Fig. 9.

Step 1. Ideally, the fine quantization code of the coarse step voltage ΔV_{RC} is '10000000' (or decimal number of '128'). By changing the input transconductance of the OP₅₋₆, the conversion range of the fine ramp is gradually adjusted. Then, the fine ramp is used to measure and express the step voltage ΔV_{RC} of the coarse ramp. If the actual fine quantization code of ΔV_{RC} is close to the ideal value, the fine ramp will be corrected and the input offsets of OP₅₋₆ will be also canceled.

Firstly, to ensure that the conversion range of the fine ramp is $-0.75 \sim 1.75 \Delta V_{RC}$ and avoid the interference from the input offset of OP₄, the bottom plate of the holding capacitor C_H needs to be connected to the fine ramp voltage $V_{RF,224}$ instead of V_{ref} . $V_{RF,i}$ is the fine ramp output voltage when $V_F < i$ > is selected as the fine resistor ladder voltage. OP₅ and OP₆ are connected to $V_C < 14 >$, $V_C < 16 >$ and $V_C < 16 >$, $V_C < 18 >$, respectively. It makes the common-mode voltages of OP₅₋₆ close to $V_C < 16 >$, which is half of the input signal. The calibration range $(4\Delta V_{RC},$ $V_C < 14 > -V_C < 18 >)$ is much larger than the actual conversion range of the fine ramp (2.5 ΔV_{RC}) to correct the offsets of OP₅₋₆.

Then, through the S_C , the information of the coarse ramp voltage $V_{RC,0}$ is sampled by the C_S . Similar to the fine ramp voltage $V_{RF,i}$, $V_{RC,i}$ is the coarse ramp output voltage when $V_C < i >$ is selected as the coarse resistor ladder voltage. In the coarse conversion, the coarse ramp voltage remains at $V_{RC,0}$. Since the $V_{RC,0}$ is treated as the maximum voltage V_{CT} of the coarse ramp, this effective coarse voltage is not affected by parasitic capacitors when the switches S_F and S_C are turned off in sequence. This phenomenon is analyzed in (12). After the fine conversion, the quantization code D_{F1} is obtained. Considering that the auto-zeroing is used to cancel the offset of preAmp1 in each conversion, D_{F1} indicates the residual comparator offset $V_{offsetr}$ and switch errors. Similarly, with the sampling of the $V_{RC,-1}$ and the loading of the $V_{RC,0}$, the fine conversion code D_{F2} is generated. The code difference between D_{F1} and D_{F2} marked as ΔD is the conversion code of the actual coarse step ΔV_{RC} . Since the initial values of the D_{CAL1} and D_{CAL2} are '111111' and '000000', respectively, the range of the fine ramp is far beyond $2.5\Delta V_{RC}$. Therefore, the code gap ΔD will be less than 128, which is the full scale of the ideal fine ramp. Controlled by the counter value, D_{CAL1} minus '1' when the counter is odd or D_{CAL2} plus '1' when the counter is even. The adjustment of the fine ramp range is realized. The calibration process is repeated in this fashion until $\Delta D > 127$, as shown in Fig.9 (a), and the offsets of OP_{5-6} are both corrected.

Step2. If the sampling signal and the loading signal are both V_{CT} , the charge stored on C_S and C_H represents the residual comparator offset $V_{offsetr}$ and switch errors at the end of the coarse conversion, as analyzed in Step1. Next, when the bottom plate of C_H is switched from $V_{RF,224}$ to V_{ref} , the switch errors from S_F, S_C and the voltage difference between $V_{RF,224}$ and V_{ref} are all introduced into the stored charge. The offset difference between OP₄ and OP₇ directly determines the voltage difference between $V_{RF,224}$ and V_{ref} . By changing the input transconductance of OP₄ until the output of the comparator is flipped, these static errors will be mutually neutralized.

First, similar to step 1, the fine ramp voltage $V_{RF,224}$ is connected to the C_H through the S_F. When the sampling of the $V_{RC,0}$ and the loading of the $V_{RC,0}$ are both completed, the switches S_F, S_C are turned off. Then, with the closure of the S_H, the bottom plate of C_H is switched from $V_{RF,224}$ to V_{ref} . Since the initial value of D_{CAL0} in OP₄ is '111111', V_{ref} is at the maximum value and far beyond $V_{RF,224}$. At this moment, the decision logic V_O of the comparator is high



FIGURE 10. The flow chart of the fine calibration scheme for ramp slope. (a) The construction of the delay chain; (b) The weight conversion; (c) The normal conversion.

level. With the decrease of the D_{CAL0} , the V_{ref} gradually approaches $V_{RF,224}$. When the V_O is changed to low, the offset difference between OP₄ and OP₇ is canceled, as shown in Fig. 9(b).

B. THE FINE CALIBRATION

Due to the limited correction accuracy (6-bit embedded DAC), the ramp offsets cannot be completely removed. The residual offset of the ramp generator needs to be re-corrected in the fine calibration along with the resistor mismatch, parasitic capacitors, and the residual comparator offset $V_{offsetr}$. First, to compensate for the degradation of the original coarse ramp caused by parasitic capacitors, a delay chain needs to be constructed. Because the resistor variation in the fine ramp generator contributes insignificant errors to the conversion accuracy [30], the weights of the coarse ramp can be sensed and digitized by the fine ramp in the next step. The proposed fine calibration flow chart is presented in Fig. 10, and the operation is as follows:

Step1. The essence of the delay chain is to use the degraded effective coarse ramp to approach the original coarse ramp until the voltage difference between these two is controlled within $0.5\Delta V_{RC}$. With the decline of the original coarse ramp, the voltage gap between the effective ramp and the original ramp will gradually increase, as shown in Fig. 6. This will

cause the delay time corresponding to each original coarse ramp voltage to grow step by step.

First, the maximum delay time TD_{MAX} needs to be reset to 0. To obtain the delay information of any original coarse ramp voltage $V_{RC,i}$, this voltage should be sampled by the sampling capacitor C_S. As the loading coarse ramp is gradually reduced in the coarse conversion (or the sequence number of the coarse ramp j is increased), the voltage gap between the effective ramp and the original ramp will be eventually controlled within $0.5 \Delta V_{RC}$. The absolute value of the effective fine conversion code $|DE_F - 224|$ is less than 64 at this moment. Then, the conversion code DE_F of the ramp voltage $V_{RC,i}$ is stored as DE_{F,i} in the memory and the delay information TD is the sequence number difference between the loading ramp j and the sampling ramp i. If TD exceeds TD_{MAX}, TD_{MAX} will be assigned by TD and the sequence number of the sampling ramp *i* will be stored in the delay latch array. The calibration process is repeated until the delay information of all coarse ramp voltages is obtained (except the redundancy), as shown in Fig.10 (a). The delay control circuit consists of the delay chain and the delay latch array, as shown in Fig. 11. By comparing with the codes stored in the delay latch array, the location of the coarse conversion code is determined and the corresponding delay time can also be confirmed.

Step2. Ideally, with the sampling of the $V_{RC,i+1}$ and the loading of the $V_{RC,i}$, the weight information of the *i*-th resistor



FIGURE 11. The schematic of the delay control circuit.



FIGURE 12. The performance of the proposed ADC under four cases, (a) dynamic performance without calibration, (b) static performance without calibration, (c) dynamic performance with calibration, (d) static performance with calibration.

in the coarse ladder is quantified by the fine ramp. However, considering the parasitic capacitors, the actual loaded coarse voltage is $V_{RC,i+TD}$, where the delay time TD is decided in the delay chain according to the sequence number *i*. After the fine conversion, the weight of the *i*-th resistor WR_i is the difference between the two fine conversion codes, DW_{Fi} and DE_{Fi}, as depicted in Fig. 10(b). DW_{Fi} includes not only the weight information of the unit resistor, but also the residual conversion error of the delay chain and the non-idealities of the circuit. DE_{Fi} only contains the error information mentioned in DW_{Fi}. The weight W_i of the ramp voltage $V_{RC,i}$ is the sum of the prior voltage weight W_{i-1} and the resistor weight WR_i . W_0 indicates the residual comparator offset and static switches errors, as depicted in section III (B).

When the reset sampling, the signal sampling, and the coarse conversion are sequentially completed during the normal conversion, the coarse conversion code DC is converted. Then, through the delay chain, the coarse ramp voltage $V_{RC,DC+TD}$ is loaded in the top plate of the C_H, as shown in Fig. 10(c). After the fine conversion, the final digital output is

$$D_{OUT} = W_{DC} \times 2^7 + DF - 127, \tag{13}$$

where W_{DC} is calibrated weight of the coarse ramp voltage $V_{RC,DC}$, DF is the fine conversion code. The proposed foreground calibration realizes the correction of non-linearity errors from the ramp generator and the column ADC.

V. SIMULATION RESULTS

A. BEHAVIOR SIMULATION

A behavioral model of the proposed ADC is created in Matlab, and the simulation accounts for the resistor mismatch, the parasitic capacitors, the charge injection and feedthrough of the non-ideal MOS switches, the offsets of the reference op-amps, and the comparator offset and noise. In the 130 nm CMOS process, the resistor variation $\sigma(\Delta R/R)$ is 1%. Due to the usage of the metal-oxide-metal (MOM) capacitor, the percentages of top- and bottom-plate parasitic capacitances of the corresponding capacitors are both 3%. From the post-layout extraction, the parasitic capacitance caused by input pairs of the comparator offset and reference op-amps offsets are all 7 mV. A total of 1000-runs Monte-Carlo simulation is done to estimate the nonlinearity performance, as shown in Fig. 12. Since each calibrated weight of the



FIGURE 13. The performance distribution of the proposed ADCs array with the foreground calibration. (a) ENOB, (b) SFDR, (c) |DNL|, (d)|INL|.

coarse ramp is the accumulation of the resistor weights, the quantization error in each resistor weight will slightly degrade the linearity of the coarse ramp [31]. For the dynamic performance, after the foreground calibration, the standard deviation (*std*) and average (*mean*) of ENOB are improved from 0.09/4.83 bits to 0.33/10.85 bits and the standard deviation and average of SFDR are improved from 2.71/39.92 dB to 4.09/72.03 dB. Because each resistor weight is correctly extracted, the deviation and average of maximum |DNL| are promoted greatly from 1.55/132.66 LSB to 0.12/0.7 LSB and the deviation and average of maximum |INL| are enhanced from 19.27/134.85 LSB to 0.59/1.84 LSB.

With the foreground manner, the non-ideal errors of each ADC in the CIS can be corrected in sequence. It allows all column ADCs to share a global calibration engine, which greatly improves the area efficiency of the single ADC. For an ADC array with 1024 columns, the coarse calibration for the ramp offsets and the construction of the delay chain are both based on the first column. The delay latch array in Fig. 11 can also be shared by multiple columns to reduce the silicon area. Then, with a unified delay chain, the voltage information of the coarse ramp can be quantified in each ADC. Considering the size variation of MOS switches and the mismatch of comparator offsets, the static error weight W_0 in each ADC needs to be measured and stored. However, thanks to the different parasitic capacitors, the coarse ramp presents the different effective coarse weight in each ADC. For any original coarse ramp voltage $V_{RC,i}$, there are 1024 corrected results due to 1024-column ADCs. It is impractical to store these results in memory, which causes a huge area dissipation. Hence, the column-to-column mismatch will be mitigated by an averaged operation. The fine calibration in each ADC is performed column by column, from ADC_1 to ADC_{1024} . The effective resistor weight WR_i with the same sequence number *i* in different columns are accumulated until the correction of the last column is completed. Then, with the averaging operation, the unified weight information of resistors has been generated. Next, the weights of coarse ramp voltages are



FIGURE 14. The layout of the proposed two-step SS ADC.

accumulated by each resistor weight. With the usage of the individual error weight W_0 in each ADC and uniform coarse voltage weights, the area of memory is significantly reduced.

Similarly, the behavioral model of the ADCs array is also created in Matlab. The capacitances of the C_H and the C_S are implemented with 400 fF and 1 pF in the 130 nm CMOS process. The larger plate of the capacitor will cause a smaller capacitor mismatch $\sigma(\Delta C/C)$ of only 0.1%. The size variation of MOS transistors is 5%, resulting in different switch errors and parasitic capacitors. In each simulation, the performance of the ADCs array is calculated, which is the specification distribution (includes the average value μ and the standard deviation σ) of all column ADCs. With a total of 1000-runs Monte-Carlo simulation, the effect of the foreground calibration on the ADCs array is visualized in Fig. 13. Due to the weighted averaged operation, the quantization error that exists in each resistor weight will be weakened. Compared with the single ADC, the dynamic performance of the entire 1024-column ADC is slightly improved. The tiny performance deviation in Fig. 13 demonstrates the excellent consistency of the ADCs array with the proposed calibration.

B. POST-LAYOUT SIMULATION

The proposed two-step SS ADC is implemented in a $0.13 - \mu m$ CMOS technology as shown in Fig. 14. The layout consists of a single-column ADC, a 5-bit coarse ramp, an 8.5-bit



FIGURE 15. The post-simulated performance of the proposed ADC without calibration, (a)the simulated DNL and INL; (b) the output spectrum.

fine ramp, a BGR for reference generator, and digital blocks for timing control. The foreground calibration engine is performed off-chip for algorithm debugging and optimization. The total area of the chip is $1615 \times 755 \ \mu\text{m}^2$, with the active area of the proposed single-column ADC taking up only $7.5 \times 775 \ \mu\text{m}^2$. Within this size, the capacitor array, which includes the sampling capacitor C_S and the holding capacitor C_H, occupies 18.5% area. The comparator, which consists of the PreAmp1-4 and the CDS capacitor C_D, occupies 57.5% area. The logic circuits occupy and 24% area. The full-scale input signal range is 1.2V. The power supplies in the digital and analog domains are 1.2V and 3.3V.

The HSPICE post-layout simulation for the proposed two-step SS ADC is also performed. Fig. 15(a) shows the static performances of the simulated DNL and INL. The peak DNL error is +132.93/-1 LSB and INL error is +18.6/-195.63 LSB when the digital calibration is off. DNL and INL both show significant code gaps when the code transition occurs in the upper 5-bit. This indicates a severe slope difference between the coarse ramp and the fine ramp. Fig. 15(b) shows the simulated fast Fourier transform (FFT) spectrum at 100KS/s sampling frequency f_s . The frequency of the input signal is 48.8 KHz. Before the calibration, the SFDR, SNDR, and ENOB are 35.31 dB, 29.84 dB, and 4.66 bits, respectively.

With the foreground calibration, the non-ideal errors from the ramp generator and the column ADC are both corrected. The calibrated DNL and INL are shown in Fig. 16(a). The DNL and INL are significantly suppressed to +0.76/0.8 LSB and +1.06/-0.84 LSB, respectively. Similarly, the dynamic performance is also improved and most tones are suppressed, as illustrated in Fig. 16(b). However, since the accumulation of the quantization error, there are still some un-optimized harmonics. The simulated SFDR, SNDR, and ENOB are



FIGURE 16. The post-simulated performance of the proposed ADC with calibration, (a) the simulated DNL and INL; (b)the output spectrum.



FIGURE 17. The Monte Carlo analysis in the post simulation without calibration, (a)the dynamic performance; (b) the static performance.

improved to 78.55 dB, 69.49 dB, and 11.25 bits, respectively. The total power consumption of the ADC core is only 72 μ W. The partition is listed as following, it includes 15.6 μ W for digital logics and 56.4 μ W for the analog parts. The walden FoM of the proposed ADC is 296 fJ/step at the sampling frequency f_s of 100 KHz. The Monte Carlo analysis is also performed in the post-simulation, as illustrated in Fig. 17 and Fig. 18. Through the proposed calibration, the results show

TABLE 1. ADC performance comparison.

Reference	[21]	[14]	[15]	[17]	[7]	[1]	This work
Result type	Meas.	Meas.	Sim.	Meas.	Meas.	Meas.	Sim.
Process (nm)	180	130	180	90	110	130	130
Architecture	SS/SAR	TS-SS	TS-SS	TS-SS	SS	SAR	TS-SS
Supply (V)	3.3/1.8	2.8/1.5	3.3/1.8	2.8/1.5	3.3/1.5	3.3/1.2	3.3/1.2
Resolution (bit)	11	14	12	12	10	14	12
Input range (V)	0.6	N/A	1.6	1	1	1.2	1.2
Conversion Time (µs)	12	12.5**	36	39.7**	34	5	10
DNL (LSB)	1.65/-1.45	N/A	N/A	4.25/-1	0.15/-0.2	0.87/-0.99	0.76/-0.8
INL (LSB)	N/A	N/A	N/A	5.73/-7.3	0.91/-1.35	5.76/-4.37	1.06/-0.84
ENOB (bit)	6.35	10.5	11.67	9.9*	8.8	11.65	11.25
Power (µW)	N/A	68	128	6.35	56	57	72
FoM (fJ/step)***	N/A	587	1414	261	4300	88.68	296
Area (µm ²)	7×1100	N/A	N/A	5.6×1007	6.5×650	15×1450	7.5×775
Area efficiency (um ² /code)****	94.25	N/A	N/A	5.85	9.48	6.77	2.39

* ENOB is calculated as $log_2(2^b)\varepsilon$), where 2^b is the ADC output range and ε is maximum between the worst-case DNL and the input-referred rms noise. ** Conversion Time = 1/(Frame rate × row). *** FOM = (Power × Conversion Time) / (2^{ENOB}).

**** Area efficiency = Area / (2^{ENOB}) .



FIGURE 18. The Monte Carlo analysis in the post simulation with calibration, (a) the dynamic performance; (b) the static performance.

that the minimum ENOB and SFDR are 10.54 bits and 67.06 dB, respectively. The maximum |DNL| and |INL| can be controlled within 1 LSB and 4 LSB.

The performance of the proposed TS-SS ADC is compared with other state-of-the-art column ADC in Table 1. The power consumption of this work is not best, mainly owing to the high supply voltage of 3.3 V using in the first preamplifier of the comparator. Due to the usage of the delay chain in each column ADC, the area of the proposed ADC is slightly larger than the designs in [7], [17]. However, through the foreground calibration and proposed CDS operation, this TS-SS ADC realizes an excellent trade-off among readout speed, silicon area and power consumption. It not only achieves higher sampling rate and resolution, but also maintains the prominent FoM and area efficiency [2].

VI. CONCLUSION

This paper presents a 12-bit column-parallel TS SS ADC. The resolution of the coarse conversion and fine conversion are 5-bit and 8.5-bit, respectively. With the OOS circuit topology, a novel CDS technology is performed. The decision point of the comparator maintains at V_{CM1} , which eliminates the dynamic comparator offset. Through the foreground calibration, the resistor mismatch and op-amp offsets in the ramp generator are corrected, as well as the parasitic capacitors and switch errors in the column ADC. The DNL and INL are +0.76/0.8 LSB and +1.06/-0.84 LSB, respectively. At the sampling frequency fs of 100 KS/s, the column ADC achieves SFDR/SNDR/ENOB of 78.55 dB, 69.49dB, and 11.25 bits under the 48.8 KHz input signal. The FoM and area efficiency of the ADC are 296 fJ/step and 2.39 μ m²/code, respectively. The excellent simulation results demonstrate that the proposed two-step SS ADC is appropriate for the high-resolution and high-speed image sensors in consumer electronics.

REFERENCES

- Q. Zhang, N. Ning, J. Li, Q. Yu, Z. Zhang, and K. Wu, "A high areaefficiency 14-bit SAR ADC with hybrid capacitor DAC for array sensors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, early access, Jun. 9, 2020, doi: 10.1109/TCSI.2020.2998473.
- [2] R. Xu, B. Liu, and J. Yuan, "Digitally calibrated 768-kS/s 10-b minimumsize SAR ADC array with dithering," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2129–2140, Sep. 2012.
- [3] J.-B. Kim, S.-K. Hong, and O.-K. Kwon, "A low-power CMOS image sensor with area-efficient 14-bit two-step SA ADCs using pseudomultiple sampling method," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 5, pp. 451–455, May 2015.
- [4] M.-K. Kim, S.-K. Hong, and O.-K. Kwon, "A small-area and energyefficient 12-bit SA-ADC with residue sampling and digital calibration for CMOS image sensors," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 10, pp. 932–936, Oct. 2015.

- [5] M.-W. Seo, S.-H. Suh, T. Iida, T. Takasawa, K. Isobe, T. Watanabe, S. Itoh, K. Yasutomi, and S. Kawahito, "A low-noise high intrascene dynamic range CMOS image sensor with a 13 to 19b variable-resolution column-parallel folding-Integration/Cyclic ADC," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 272–283, Jan. 2012.
- [6] T. Yasue, K. Kitamura, T. Watabe, H. Shimamoto, T. Kosugi, T. Watanabe, S. Aoyama, M. Monoi, Z. Wei, and S. Kawahito, "A 1.7-in, 33-mpixel, 120-frames/s CMOS image sensor with depletionmode MOS capacitor-based 14-b two-stage cyclic A/D converters," *IEEE Trans. Electron Devices*, vol. 63, no. 1, pp. 153–161, Jan. 2016.
- [7] K. Nie, W. Zha, X. Shi, J. Li, J. Xu, and J. Ma, "A single slope ADC with row-wise noise reduction technique for CMOS image sensor," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 9, pp. 2873–2882, Sep. 2020.
- [8] Y. Shinozuka, K. Shiraishi, M. Furuta, and T. Itakura, "A single-slope based low-noise ADC with input-signal-dependent multiple sampling scheme for CMOS image sensors," in *Proc. IEEE Int. Symp. Circuits Syst.* (ISCAS), May 2015, pp. 357–360.
- [9] T. Toyama, K. Mishina, H. Tsuchiya, T. Ichikawa, H. Iwaki, Y. Gendai, H. Murakami, K. Takamiya, H. Shiroshita, Y. Muramatsu, and T. Furusawa, "A 17.7Mpixel 120fps CMOS image sensor with 34.8Gb/s readout," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2011, pp. 420–422.
- [10] S. Yoshihara, Y. Nitta, M. Kikuchi, K. Koseki, Y. Ito, Y. Inada, S. Kuramochi, H. Wakabayashi, M. Okano, H. Kuriyama, J. Inutsuka, A. Tajima, T. Nakajima, Y. Kudoh, F. Koga, Y. Kasagi, S. Watanabe, and T. Nomoto, "A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor with seamless mode change," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2998–3006, Dec. 2006.
- [11] Y. Nitta, Y. Muramatsu, K. Amano, T. Toyama, J. Yamamoto, K. Mishina, A. Suzuki, T. Taura, A. Kato, M. Kikuchi, Y. Yasui, H. Nomura, and N. Fukushima, "High-speed digital double sampling with analog CDS on column parallel ADC architecture for low-noise active pixel sensor," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, pp. 2024–2031.
- [12] M. F. Snoeij, A. J. P. Theuwissen, K. A. A. Makinwa, and J. H. Huijsing, "Multiple-ramp column-parallel ADC architectures for CMOS image sensors," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2968–2977, Dec. 2007.
- [13] S. Lim, J. Lee, D. Kim, and G. Han, "A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs," *IEEE Trans. Electron Devices*, vol. 56, no. 3, pp. 393–398, Mar. 2009.
- [14] J. Bae, D. Kim, S. Ham, Y. Chae, and M. Song, "A two-step A/D conversion and column self-calibration technique for low noise CMOS image sensors," *Sensors*, vol. 14, no. 7, pp. 11825–11843, Jul. 2014.
- [15] T. Lyu, S. Yao, K. Nie, and J. Xu, "A 12-bit high-speed column-parallel two-step single-slope Analog-to-Digital converter (ADC) for CMOS image sensors," *Sensors*, vol. 14, no. 11, pp. 21603–21625, Nov. 2014.
- [16] J. Lee, H. Park, B. Song, K. Kim, J. Eom, K. Kim, and J. Burm, "High frame-rate VGA CMOS image sensor using non-memory capacitor twostep single-slope ADCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 9, pp. 2147–2155, Sep. 2015.
- [17] H. Park, C. Yu, H. Kim, Y. Roh, and J. Burm, "Low power CMOS image sensors using two step single slope ADC with bandwidth-limited comparators & voltage range extended ramp generator for battery-limited application," *IEEE Sensors J.*, vol. 20, no. 6, pp. 2831–2838, Mar. 2020.
- [18] L. Lindgren, "A new simultaneous multislope ADC architecture for array implementations," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 9, pp. 921–925, Sep. 2006.
- [19] D. Kim, M. Song, B. Choe, and S. Y. Kim, "A multi-resolution mode CMOS image sensor with a novel two-step single-slope ADC for intelligent surveillance systems," *Sensors*, vol. 17, no. 7, p. 1497, Jun. 2017.
- [20] I. Park, W. Jo, C. Park, B. Park, J. Cheon, and Y. Chae, "A 640×640 fully dynamic CMOS image sensor for always-on object recognition," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 898–907, Apr. 2020.
- [21] F. Tang, D. G. Chen, B. Wang, and A. Bermak, "Low-power CMOS image sensor based on column-parallel single-Slope/SAR quantization scheme," *IEEE Trans. Electron Devices*, vol. 60, no. 8, pp. 2561–2566, Aug. 2013.
- [22] B. Razavi and B. A. Wooley, "Design techniques for high-speed, highresolution comparators," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1916–1926, Dec. 1992.
- [23] J. Cheon and G. Han, "Noise analysis and simulation method for a singleslope ADC with CDS in a CMOS image sensor," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 10, pp. 2980–2987, Nov. 2008.

- [24] C.-W. Lu, P.-Y. Yin, C.-M. Hsiao, M.-C.-F. Chang, and Y.-S. Lin, "A 10-bit Resistor-Floating-Resistor-String DAC (RFR-DAC) for high colordepth LCD driver ICs," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2454–2466, Oct. 2012.
- [25] P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 541–545, Jul. 2006.
- [26] R. J. Baker, "Resistors, capacitors, MOSFETs," in CMOS: Circuit Design, Layout, and Simulation. Hoboken, NJ, USA: Wiley, 2010, pp. 105–130.
- [27] M. Saberi, R. Lotfi, K. Mafinezhad, and W. A. Serdijn, "Analysis of power consumption and linearity in capacitive Digital-to-Analog converters used in successive approximation ADCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 8, pp. 1736–1748, Aug. 2011.
- [28] Y. Liang, R. Ding, and Z. Zhu, "A 9.1ENOB 200MS/s asynchronous SAR ADC with hybrid single-ended/differential DAC in 55-nm CMOS for image sensing signals," *IEEE Sensors J.*, vol. 18, no. 17, pp. 7130–7140, Sep. 2018.
- [29] J.-S. Kang, J.-H. Kim, S.-Y. Kim, J.-Y. Song, O.-K. Kwon, Y.-J. Lee, B.-H. Kim, C.-W. Park, K.-S. Kwon, W.-T. Choi, S.-K. Yun, I.-J. Yeo, K.-B. Han, T.-S. Kim, and S.-I. Park, "10-bit driver IC using 3-bit DAC embedded operational amplifier for spatial optical modulators (SOMs)," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2913–2922, Dec. 2007.
- [30] D. Zhang and A. Alvandpour, "Analysis and calibration of nonbinaryweighted capacitive DAC for high-resolution SAR ADCs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 9, pp. 666–670, Sep. 2014.
- [31] D.-J. Chang, W. Kim, M.-J. Seo, H.-K. Hong, and S.-T. Ryu, "Normalized-Full-Scale-Referencing digital-domain linearity calibration for SAR ADC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 2, pp. 322–332, Feb. 2017.



QIHUI ZHANG (Graduate Student Member, IEEE) was born in Anhui, China. He received the B.Sc. degree in microelectronics from the Chengdu University of Information Technology, China, in 2014. He is currently pursuing the Ph.D. degree with the State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China. His research interests include high-speed high-resolution ADC, high-speed image sensors, and low-power SAR ADC.



NING NING (Member, IEEE) was born in January 1981. He received the Ph.D. degree from the School of Electronic Science and Engineering, University of Electronic and Science Technology of China (UESTC). He has been with the School of Microelectronics and Solid State Electronics, UESTC, where he is currently a Professor with the Very Deep Sub Micrometer Integrated Circuits and System Laboratory. His research interests include AD/DA mixed integrated circuits, display panel drivers, and power managers.



JING LI (Member, IEEE) was born in Sichuan, China. He received the B.E. degree in microelectronics technology from the University of Electronic Science and Technology of China (UESTC), in 2009 and the Ph.D. degree from the School of Electronic Science and Engineering, UESTC, in 2014. He is currently a Lecturer with the State Key Laboratory of Electronic Thin Films and Integrated Devices, School of Microelectronics and Solid-State Electronics, UESTC. His current

research interests include A/D converters, high-speed interface circuits, and ultra-low-power analog circuits.



QI YU (Member, IEEE) was born in Yantai, China, in 1972. He received the master's and Ph.D. degrees from the University of Electronic Science and Technology of China, in 1997 and 2010, respectively. In August 2011, he was promoted to a professor. He has been with IMEC for the Integrated Circuits Design Training Program for three months in 2007, sponsored by the China International Talent Exchange Foundation. Since 1997, he has been accomplished more than 20 research

projects in the fields of semiconductor devices and integrated circuits. Furthermore, he has published about 30 papers in international conferences and publications. His main research interests include novel semiconductor devices and mixed signal integrated circuits design. He received the Third Award of Science and Technology of Progress of Information Industry, Ministry of China, and holds five China invention patents.



KEJUN WU (Member, IEEE) was born in Sichuan, China, in 1986. He received the B.S. degree in integrated circuit design and integration system from the Chengdu College, University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2010, where he is currently pursuing the M.S. and Ph.D. degrees. His current research interest includes high-performance digital-to-analog converters.



ZHONG ZHANG (Student Member, IEEE) was born in Sichuan, China. He received the B.Sc. degree in microelectronic technology from the University of Electronic Science and Technology of China (UESTC) in 2014, where he is currently pursuing the Ph.D. degree with the State Key Laboratory of Electronic Thin Films and Integrated Devices. His research interests include low-power SAR analog-to-digital converters, analog front end, and bio-related ADC applications.

...