

Received August 8, 2020, accepted August 19, 2020, date of publication August 28, 2020, date of current version September 10, 2020. *Digital Object Identifier 10.1109/ACCESS.2020.3020241*

TFET-Based Voltage Detector: Proposal and Investigation

ZHAONIAN YANG[®][,](https://orcid.org/0000-0001-6389-7693) (Member, IEEE), AND PANQI GA[O](https://orcid.org/0000-0002-1035-1491)[®]

Shaanxi Key Laboratory of Complex System Control and Intelligent Information Processing, Xi'an University of Technology, Xi'an 710048, China

Corresponding author: Zhaonian Yang (e_yangzhaonian@163.com)

This work was supported in part by the National Natural Science Foundation of China under Grant 61804123, in part by the Key Research and Development Program of Shaanxi Province, China, under Grant 2019GY-018, and in part by the Key Project Foundation of the Education Department of Shaanxi Province, China, under Grant 18JS082.

ABSTRACT In this paper, a tunnel field-effect transistor (TFET)-based voltage detector is proposed and its electrical characteristics are investigated using technology computer-aided design (TCAD) simulation. The operating principle of the proposed voltage detector is explained and possible applications in electrical overstress (EOS) and electrostatic discharge (ESD) protection are explored. Moreover, the impact of the key parameters on device performance is also discussed. The simulation results show that the proposed TFET-based voltage detector has a low leakage current and high detection sensitivity under EOS events compared to traditional diode-based detectors. With an additional nMOSFET capacitor, the proposed circuit can also be used for ESD protection.

INDEX TERMS Band-to-band tunneling (BTBT), electrical overstress (EOS), electrostatic discharge (ESD), tunnel field-effect transistor (TFET), voltage detector.

I. INTRODUCTION

Tunnel field-effect transistors (TFETs) employ electric field control of band-to-band tunneling (BTBT) as the current gating mechanism, which enables them to achieve sub-threshold swings smaller than 60 mV/dec at room temperature [1]–[4]. However, silicon TFETs have low driving abilities compared to conventional metal-oxide-semiconductor FETs (MOSFETs), which restricts the use of these devices in practical applications. Fortunately, silicon TFETs are compatible with conventional complementary metaloxide-semiconductor (CMOS) technology, which allows the design of hybrid TFET-MOSFET circuits [5]–[8].

Electrical overstress (EOS) protection and electrostatic discharge (ESD) are two important issues for integrated circuits (ICs) [9]–[11]. Recently, several studies have investigated the ESD characteristics of TFETs and proposed a hybrid TFET-MOSFET-based whole-chip ESD protection network [12]–[16]. However, the results showed that the TFETs could not conduct high-amplitude currents when used as a single protection device.

Resistor-capacitor (RC) networks are widely used to distinguish ESD events from normal power-up events. However,

The associate editor coordinating the revie[w o](https://orcid.org/0000-0002-4220-6539)f this manuscript and approving it for publication was Rahul A. Trivedi^D.

it is not realistic to use on-chip RC networks to detect EOS events since they have much longer current rise times (generally over 10 μ s). Therefore, a voltage detector consisting of a diode string and a resistor is often used [9]–[11]. However, the detection sensitivity and the leakage current of diode-based voltage detectors should be improved. In this paper, a new TFET-based voltage detector is proposed and its application in detecting EOS and ESD events is investigated. The simulation results demonstrate that the proposed voltage detector has high sensitivity to high V_{DD} voltages, low leakage current and small layout area compared to conventional solutions.

II. TFET-BASED VOLTAGE DETECTOR

A. PRINCIPLE OF THE TFET-BASED VOLTAGE DETECTOR

Figs. 1 (a) and (b) show the schematics of a traditional diode-based [9], [10] and the proposed TFET-based voltage detectors, respectively. A p^{+}/n -well diode string is used in the diode-based voltage detector, while only one conventional point TFET is used in the proposed detector. The traditional diode-based voltage detector is formed by a diode string and a resistor R. When the V_{DD} voltage exceeds the threshold voltage (V_{th}) of the diode string, the voltage detector conducts and causes a voltage drop across R. As a result, $V_{\text{Detect_Diode}}$ becomes lower than V_{DD} , indicating that the

FIGURE 1. Schematics of (a) traditional diode-based voltage detector [9], [10] and (b) the proposed TFET-based voltage detector.

high voltage on V_{DD} is captured. The operating principle of the proposed TFET-based voltage detector is similar to that of the traditional diode-based approach. The gate of the TFET is connected to V_{DD} , forming a "normally-on" structure. Since the tunneling probability of silicon TFETs is low and a relatively high gate work function is applied, the BTBT is weak enough under normal operating voltages (below 1 V) and the leakage current can be controlled [3], [4], [17], [18]. When V_{DD} is high enough, the TFET conducts, the BTBT current flows through R and a detection signal V_{Detect} TFET is generated.

B. STRUCTURE OF THE TFET-BASED VOLTAGE DETECTOR

The TFET used in the proposed detector is a traditional point TFET with the following key parameters. The lengths of the active and the gate regions are 200 nm and 100 nm, respectively. The junction depth is 50 nm, and a SiO2 film with a thickness of 0.6 nm is used as a gate dielectric. The gate metal work function $(\phi$ TFET) is 5 eV and the resistance of R is 20 k Ω . The doping concentrations of p⁺, n⁺, pwell, and p-sub regions are 10^{20} , 10^{20} , 10^{17} , and 10^{16} cm⁻³, respectively.

Since the driving current of the TFET is relatively low, the width of the TFET is increased in the proposed design to enhance the detection sensitivity. This can be implemented by increasing the finger number of TFET in the layout design. In this work, detectors with 2-, 3-, and 4-finger TFETs are investigated. Figs. 2 (a), (b) and (c) show the cross-sectional views of voltage detectors based on a diode string, a single finger TFET, and a 4-finger TFET, respectively. It is clear that the equivalent width of the TFET in Fig. 2 (c) is 4 times that of the single finger TFET. For diode-based voltage detectors, more diodes mean a lower leakage current, but also a higher Vth [19]. For ICs with an operating voltage of 1 V, three diodes are usually used in commercial products to balance the two factors [20]. Thus, three diodes are also used in this work. The lengths of the active regions and the doping concentrations of the diodes are the same as those of the TFET. It should be mentioned that a TFET drawn in multi-finger style can save layout area since some active regions are shared among fingers. It can be seen from Fig. 2 that even a 4-finger

FIGURE 2. Cross sectional views of voltage detectors used in the simulations based on (a) a 3-diode string, (b) a single finger TFET and (c) a 4-finger TFET (not to scale).

TFET has a smaller layout area compared with the 3-diode string.

C. TCAD METHODOLOGY AND SIMULATION OF THE TFET

Simulations were carried out using the Synopsys Sentaurus simulator. A dynamic non-local BTBT model was used to capture the BTBT phenomenon. Moreover, band-gap narrowing and doping-dependent Shockley-Read-Hall recombination models were also used. Since the voltage detector is used to detect the high V_{DD} voltage, the Van Overstraeten-de Man model was employed to calculate avalanche generation. In addition, the high-field saturation mobility model was also enabled. The calibration of the DC characteristics of the TFET used in this work was performed by matching the simulation results with the experimental data reported in [14]. Fig. 3 (a) shows the calibrated transfer characteristics using the experimental data. It can be seen from the figure that a good match between the experimental data and the simulated characteristics is obtained with less than 10% error.

As mentioned above, the TFET used in the voltage detector has a high gate metal work function, ensuring low leakage current ($I_{\text{Leak TFET}}$). Interestingly, $I_{\text{Leak TFET}}$ in this work is the ON-state current of a TFET in normal application, namely the drain-source current when both the drain-source voltage (V_{ds}) and the gate-source voltage (V_{gs}) are equal to V_{DD} . Fig. 3 (b) shows the transfer curves of the TFET used in this work with different V_{ds} values. With a proper gate metal work function (5 eV) and a V_{DD} of 1 V, an I_{Leak_TFET} of 2.1×10^{-13} A/μ m is obtained, which means that the voltage detector introduces a low leakage current. The ambipolar conduction is observed in the transfer curves, and the drain-source current is on the order of 10^{-9} A/ μ m when V_{gs} is 0 V. However, this will not result in extra leakage current since the gate is tied to V_{DD} in the proposed voltage detector.

FIGURE 3. (a) Calibrated transfer characteristics using the experimental data from [14]. The curves are shifted so that the gate voltage where the drain-source current is ∼10−¹¹ A/µm is at the origin. (b) Transfer curves of the TFET used in the voltage detector under different values of drain-source voltage (Vds).

III. SIMULATION RESULTS OF THE TFET-BASED VOLTAGE DETECTOR

A. TURN-ON CHARACTERISTIC

DC simulations of both the TFET and 3-diode-based voltage detectors were carried out. V_{DD} was swept from 0 to 3 V and the results are shown in Fig. 4. It can be seen from the figure that the V_{Detect} TFET is 1.83, 1.56, and 1.39 V for the 2-, 3-, and 4-finger TFETs, respectively, at $V_{DD} = 3 V$. In contrast, V_{Detect} Diode is significantly higher than V_{Detect} TFET with a value of 2.09 V. On the other hand, with the 2-, 3-, and 4-finger TFETs, V_{Detect} TFET departs from V_{DD} when

FIGURE 4. DC simulation results of node voltages of TFET and 3-diode-based voltage detectors.

VOLUME 8, 2020 $\,$ 158275

 V_{DD} is 1.97, 1.86, and 1.80 V, respectively, while it is 2.01 V for V_{Detect_Diode} (the departure point is defined as the value of V_{DD} when V_{Detect_TFET} or V_{Detect_Diode} is 100 mV lower than V_{DD}). These results indicate that the sensitivity of the proposed TFET-based voltage detector is higher than that of the 3-diode based detector. The better detection performance of the proposed detector can be explained as follows. The TFET-based voltage detector is essentially a resistor-based inverter (or like a common-source amplifier). When V_{DD} exceeds the detector's Vth, the "output" signal (V_{Detect_TFET}) decreases with the increase in the "input" signal (V_{gs}) , whereas V_{Detect_Diode} always increases with an increase in V_{DD} . Thus, a larger voltage drop across the resistor R will be obtained in the TFET-based voltage detector under the same V_{DD} value compared with that in the diode-based detector. Increasing the value of R can also enhance the detection sensitivity; however, it will also significantly increase the layout area.

It should be mentioned that it is extremely difficult to enhance the trigger sensitivity of the diode-based voltage detector effectively by enlarging the diode size. Even if the width of each diode is increased 10 times, V_{Detect_Diode} is only reduced by 0.1 V when V_{DD} is 3 V.

B. LEAKAGE CURRENT

Fig. 5 shows the leakage currents of the TFET-based and diode-based voltage detectors under different temperatures. It can be seen that the leakage current of the proposed TFET-based voltage detector is lower than that of the 3-diodebased detector. At 25 ◦C, both the TFET and the diode string have low leakage currents. However, the TFET has much better temperature stability than the diode string. Generally, when the temperature rises from 25 to 125 \degree C, the drainsource current of a Si-TFET at a certain bias increases by less than an order of magnitude, whereas, it can increase by several orders of magnitude for the diode string [19], [21]. This is mainly attributed to the conduction of the parasitic bipolar junction transistor, which is regarded as the Darlington Effect. In this work, I_{Leak} TFET rises from 2.1×10^{-13} to 5.8 × 10⁻¹¹ A/ μ m with a V_{DD} of 1 V, whereas, the current for the diode string rises from 8.5 \times 10⁻¹³ to 9.6 \times 10⁻⁹

FIGURE 5. Leakage currents of TFET-based and diode-based voltage detectors under different temperatures.

 A/μ m, as shown in Fig. 5. Thus, the low leakage current is a significant advantage of the proposed TFET-based voltage detector.

C. EFFECT OF IMPACT IONIZATION

As mentioned before, the proposed TFET-based voltage detector is designed to detect a high V_{DD} voltage, thus the device will operate in high electric-field condition and impact ionization must be considered. Figs. 6 (a) and (b) show the contour plots of BTBT and impact ionization generation rates near the source/channel junction with a V_{DD} of 3 V, while Fig. 6 (c) shows the generation rates extracted at 0.5 nm below the Si/oxide interface. It can be seen that although the impact ionization generation rate is lower than the BTBT rate, it will affect the detection signal. DC simulation results comparing the detection signals with and without impact ionization model are shown in Fig. 7. Without impact ionization model,

FIGURE 7. DC simulation results of node voltages with and without impact ionization.

 V_{Detect} TFET increases by 0.2, 0.05 and 0.03 V for the 2-, 3- and 4-finger TFETs, respectively, when V_{DD} is 3 V and the corresponding departure points increase by 0.17, 0.1 and 0.07 V, respectively.

IV. EOS AND ESD PROTECTION CIRCUITS WITH TFET-BASED VOLTAGE DETECTOR

A. PRINCIPLE OF THE PROPOSED EOS PROTECTION CIRCUIT

Figs. 8 (a) and (b) shows the schematics of EOS protection circuits with the traditional diode-based [9], [10] and the proposed TFET-based voltage detectors, respectively. Both protection circuits are composed of a voltage detector, a trigger pMOSFET, and a silicon-controlled rectifier (SCR) device. For the TFET-based protection circuit, during an EOS event, the high V_{DD} voltage exceeds the Vth of the diode string and enables the conduction of the voltage detector. V_{Detect} TFET becomes lower than V_{DD} , the pMOSFET is turned on and a current is injected into the substrate of the SCR, which turns on the SCR to discharge the EOS current. Under the normal operating conditions, V_{DD} is low and the TFET does not conduct, no current flows through R and $V_{\text{Detect_TFET}}$ is tied to V_{DD} . Thus, the pMOSFET and the SCR will not turn on. The operating principle of the diode-based voltage detector is similar to that of the TFET-based approach.

FIGURE 8. Schematics of EOS protection circuits with (a) traditional diode-based voltage detector [9], [10] and (b) the proposed TFET-based voltage detector.

Fig. 9 shows the cross-sectional view of the EOS protection circuit with the proposed TFET-based voltage detector, where all the devices (TFET, pMOSFET, SCR) have the same widths. A 2-finger TFET is shown as an example.

FIGURE 9. Cross sectional view of EOS protection circuit with the proposed TFET-based voltage detector (not to scale).

B. PROPOSED PROTECTION CIRCUIT UNDER EOS EVENT

The characteristics of the proposed TFET-based protection circuit were investigated. The simulation conditions were similar with that used in [11], i.e. an EOS-like pulse is applied to V_{DD} when the IC is under normal operating condition (V_{DD} = 1 V). V_{DD} rises from 1 V to 3 V in 8 μ s and causes the conduction of the protection circuit. The simulation results are shown in Fig. 10. It can be seen from the figure that for the protection circuits with 2-, 3-, and 4-finger TFETs, the total currents increase sharply when V_{DD} rises to 2.75, 2.59, and 2.48 V, respectively (the corresponding V_{DD} value is defined as the trigger voltage), indicating that the SCR is fully turned on in all three cases. On the other hand, the trigger voltage for the diode-based protection circuit is 2.84 V. Fig. 11 shows the current density contour plots before and after the SCR is turned on. The main current components before the SCR is turned on are from the TFET and the pMOSFET, indicating that both the TFET and the pMOSFET are conducting and a trigger current is injected into the SCR. After the SCR is turned on $(V_{DD} = 2.8 V)$, the main current component is from the SCR. In contrast, the trigger voltage of the 3-diode based protection circuit is 2.86 V, which is significantly higher than that of the proposed TFET-based protection circuit.

FIGURE 10. Node voltages and total currents of different protection circuits under EOS-like simulation.

FIGURE 11. Contour plots of current density (a) before and (b) after the SCR is turned on.

Another advantage of the proposed TFET-based protection circuit is that the discharging capability is increased, as the total currents are 37.8, 39.8, and 40.4 mA/ μ m with 2-, 3-, and 4-finger TFETs, respectively, when V_{DD} is 3 V, while for the diode-based circuit, the total current is 36 mA/ μ m. This is mainly because the pMOSFET in the proposed circuit has a larger V_{gs} , so it discharges more current and also enhances the positive feedback regeneration of the SCR.

C. PROPOSED PROTECTION CIRCUIT UNDER ESD EVENT

An ESD event can be regarded as a kind of EOS event. However, both the current rise time and the discharge duration of ESD events are much shorter than those of typical EOS events such as a surge. The typical current rise time of a human body model (HBM) ESD event is 10 ns, whereas it is 8 μ s for a surge event [9]. This difference will result in detection performance degradation of the proposed TFETbased voltage detector. The transmission line pulsing (TLP) method is widely used for ESD measurement and simulation. In this work, a current waveform with 10 ns rise time and 100 ns pulse width is applied to V_{DD} to simulate the HBM event, in similarity to previous works [12], [14]. The thermodynamic model was used to calculate the heat generation in the ESD event.

FIGURE 12. Transient node voltages of the proposed TFET-based EOS protection circuit in the first 5 ns under TLP simulation with a current amplitude of 10 mA/ μ m.

The transient node voltages of the proposed TFET-based EOS protection circuit (Fig. 8 (b)) in the first 5 ns under TLP simulation are shown in Fig. 12. In this section, a 2-finger TFET was used in the simulation. It can be seen that V_{DD} increases to \sim 3.4 V in the first 1.2 ns, while V_{Detect} TFET is ∼2.6 V. The difference between V_{DD} and V_{Detect_TFET} is significantly smaller than that in the EOS simulation. This phenomenon can be explained as follows. When the gate voltage of a TFET increases, an inversion layer is formed and connects the drain region to the lower surface of the gate oxide, as shown in Fig. 13 [22]. Thus, the gate capacitance (C_g) mainly consists of the gate-drain capacitance (C_{gd}) . Under the ESD event, when the current is injected into the device, the gate voltage rises quickly and the coupling effect of C_{gd} increases the potential of the drain region. This

FIGURE 13. (a) Under inversion bias (high V_{gs} and high V_{ds}), asymmetric partitioning of gate capacitance is observed in a TFET, (b) the corresponding equivalent circuit.

opposes the reduction in V_{Detect_TFET} caused by the BTBT current, and in turn degrades the detection sensitivity.

In order to enhance the detection performance under an ESD event, an nMOSFET capacitor with 50 nm gate length and a width the same as the SCR and TFET was added to the proposed TFET-based ESD/EOS protection circuit, as shown in Fig. 14. In this condition, the nMOSFET capacitor counteracts the coupling effect of the induced C_{gd} . The simulation results are shown in Fig. 15. It can be seen from Fig. 15 (a) that in the first 5 ns, the V_{DD} in the ESD/ EOS protection circuit is significantly lower than that in the EOS protection circuit, indicating that the ESD detection performance is enhanced with the addition of the nMOSFET capacitor. At this time, the main physical mechanism of the TFET-based ESD/EOS protection circuit is the capacitance coupling rather than BTBT generation at the initial time. Therefore, the proposed circuit in Fig. 14 is suitable for both EOS and ESD protection circuits, and the main physical mechanisms for detection are BTBT and capacitance coupling, respectively. It should be noted that the introduction of the nMOSFET capacitor has no impact on EOS event detection. This is because the size of the nMOSFET capacitor is very small, the equivalent RC time constant is correspondingly small, and the EOS event has a much longer rise time. The V_{DD} in the diode-based protection circuit shows a trend similar to that in the TFET-based ESD/EOS protection circuit. This is because the diode-based voltage detector is also influenced by the coupling effect.

FIGURE 14. Schematic of TFET-based ESD/EOS protection circuit with additional nMOSFET capacitor.

FIGURE 15. Node voltages under TLP simulation with a current amplitude of 10 mA/ μ m. (a) Comparison of V_{DD} values between the three circuits in the first 5 ns and (b) V_{DD} and V_{Detect}_TFET values in TFET-based ESD/EOS protection circuit (Fig. 14) in the entire TLP duration.

Fig. 15 (b) shows the node voltage waveforms of the ESD/EOS protection circuit in the entire 100 ns TLP simulation. The experimental results show that the gate oxide breakdown voltage of the advanced bulk MOSFET under 100 ns TLP test is over 3 V [23], indicating that the proposed circuit can protect the devices. V_{DD} first rises to about 2.4 V at 10 ns, and then gradually falls. However, V_{Detect} TFET is very low (less than ∼1.55 V) in the first 10 ns and shows a rising trend until 70 ns. This also verifies that the coupling effect plays an important role in the voltage detector at the initial time. When the capacitors are gradually charged, V_{Detect} TFET gradually increases.

Since capacitance coupling is the main detection mechanism of the proposed TFET-based ESD/EOS protection circuit under an ESD event, the impact of a fast power-up event is also considered. The capacitance coupling-based (namely, the RC-based) ESD protection circuit may be turned on due to a fast V_{DD} variation, causing leakage current and even a latch-up issue [24]. A voltage waveform with 100 ns rise time and 1∇ amplitude was applied to V_{DD} to mimic the fast power-up event. The node voltages and the current of the proposed TFET-based ESD / EOS protection circuit in a fast power-up event simulation are shown in Fig. 16. It can be seen from the figure that V_{Detect} TFET is slightly lower than V_{DD} during the ramping stage, mainly due to the coupling effect. However, such a small difference between V_{Detect} TFET and V_{DD} cannot turn on the pMOSFET, and no significant leakage current is generated. On the other hand, since the holding voltage of the normal SCR device is higher than 1 V

FIGURE 16. Node voltages and current of the proposed TFET-based ESD/EOS protection circuit in a fast power-up event simulation.

(operating voltage), the risk of a latch-up being induced by the fast power-up event can be ignored [25].

A thermal analysis of the proposed circuit under TLP simulation was also conducted. Fig. 17 shows the waveforms of V_{DD} and maximal lattice temperature during the TLP simulations with different current amplitudes. The lowest gate oxide breakdown voltages of thin oxide nMOSFETs in advanced technologies under 100 ns TLP tests are around 3 V [25]. It can be seen from Fig. 17 that the V_{DD} values are generally lower than 3 V. Thus, it is expected that the devices in the proposed circuit are free from oxide breakdown under TLP tests.

FIGURE 17. The waveforms of V_{DD} and maximal lattice temperature during the TLP simulations with different current amplitudes.

The failure temperature is considered to be 1200 K in the simulation. It can be seen that when the current amplitude is not more than 30 mA/ μ m, the maximal lattice temperature is lower than 1200 K for the whole TLP duration. However, when the current amplitude increases to 35 mA/ μ m, the maximal lattice temperature reaches 1200 K at 92 ns and the simulation terminates, since thermal failure occurs.

Generally, the hot spot appears where the current density is the highest. Figures 18 (a) and (b) show the contour plots of the lattice temperature at 1 ns and 100 ns under a 30 mA/ μ m TLP simulation, respectively. At 1 ns, the pMOSFET is first turned on and the hot spot appears. At 100 ns, the hot spot appears at the parasitic npn bipolar junction transistor (BJT) since the SCR is fully turned on and most of the current flows from the npn BJT to ground.

FIGURE 18. Contour plots of lattice temperature at (a) 1 ns and (b) 100 ns under a 30 mA/ μ m TLP simulation.

V. CONCLUSION

In this paper, a new voltage detector consisting of a TFET and a resistor is proposed. The new proposed TFET-based voltage detector has a lower leakage current, higher detection sensitivity, and smaller layout area compared to conventional diode-based voltage detectors. The simulation results demonstrate that when used for EOS protection, the proposed voltage detector can quickly turn on an SCR device and enhance the discharging capability. However, for ESD protection, an additional capacitor is required to enhance the detection performance of the proposed voltage detector.

REFERENCES

- [1] A. M. Ionescu and H. Riel, ''Tunnel field-effect transistors as energyefficient electronic switches,'' *Nature*, vol. 479, no. 7373, pp. 329–337, Nov. 2011, doi: [10.1038/nature10679.](http://dx.doi.org/10.1038/nature10679)
- [2] H. Lu and A. Seabaugh, ''Tunnel field-effect transistors: State-of-theart,'' *IEEE J. Electron Devices Soc.*, vol. 2, no. 4, pp. 44–49, Jul. 2014, doi: [10.1109/JEDS.2014.2326622.](http://dx.doi.org/10.1109/JEDS.2014.2326622)
- [3] Q. Huang, R. Huang, Z. Zhan, Y. Qiu, W. Jiang, C. Wu, and Y. Wang, ''A novel Si tunnel FET with 36 mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration,'' in *IEDM Tech. Dig.*, Dec. 2012, pp. 8.5.1–8.5.4. doi: [10.1109/IEDM.2012.6479005.](http://dx.doi.org/10.1109/IEDM.2012.6479005)
- [4] S. W. Kim, J. H. Kim, T.-J.-K. Liu, W. Y. Choi, and B.-G. Park, ''Demonstration of L-Shaped tunnel field-effect transistors,'' *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1774–1778, Apr. 2016, doi: [10.1109/](http://dx.doi.org/10.1109/TED.2015.2472496) [TED.2015.2472496.](http://dx.doi.org/10.1109/TED.2015.2472496)
- [5] T. Nirschl, P.-F. Wang, C. Webe, J. Sedlmeir, R. Heinrich, R. Kakoschke, K. Schrufer, J. Holz, C. Pacha, T. Schulz, M. Ostermayr, A. Olbrich, G. Georgakos, E. Ruderer, W. Hansch, and D. Schmitt-Landsiedel, ''The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes,'' in *IEDM Tech. Dig.*, Dec. 2004, pp. 8.3.1– 8.3.4, doi: [10.1109/IEDM.2004.1419106.](http://dx.doi.org/10.1109/IEDM.2004.1419106)
- [6] Y.-N. Chen, M.-L. Fan, V. P.-H. Hu, P. Su, and C.-T. Chuang, ''Evaluation of stability, performance of ultra-low voltage MOSFET, TFET, and mixed TFET-MOSFET SRAM cell with write-assist circuits,'' *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 4, no. 4, pp. 389–399, Dec. 2014, doi: [10.1109/JETCAS.2014.2361072.](http://dx.doi.org/10.1109/JETCAS.2014.2361072)
- [7] M. Lanuzza, S. Strangio, F. Crupi, P. Palestri, and D. Esseni, ''Mixed tunnel-FET/MOSFET level shifters: A new proposal to extend the tunnel-FET application domain,'' *IEEE Trans. Electron Devices*, vol. 62, no. 12, pp. 3973–3979, Dec. 2015, doi: [10.1109/TED.2015.2494845.](http://dx.doi.org/10.1109/TED.2015.2494845)
- [8] K. Han, Y. Wu, Y. C. Huang, S. Xu, A. Kumar, E. Kong, Y. Kang, J. Zhang, C. Wang, H. Xu, C. Sun, and X. Gong, ''First demonstration of complementary FinFETs and tunneling FinFETs co-integrated on a 200 mm GeSnOI substrate: A pathway towards future hybrid nano-electronics systems,'' in *Proc. Symp. VLSI Technol.*, Jun. 2019, pp. 182–183, doi: [10.23919/VLSIT.2019.8776539.](http://dx.doi.org/10.23919/VLSIT.2019.8776539)
- [9] M.-F. Tsai, J.-C. Tseng, C.-Y. Huang, T.-H. Chang, K.-J. Chen, and M.-H. Song, ''An on-chip combo clamp for surge and universal ESD protection in bulk FinFET technology,'' in *Proc. 38th Electr. Overstress/Electrostatic Discharge Symp. (EOS/ESD)*, Sep. 2016, pp. 1–7, doi: [10.1109/EOSESD.2016.7592535.](http://dx.doi.org/10.1109/EOSESD.2016.7592535)
- [10] K. Narita and M. Okushima, "A variable VH combined power clamp for system level ESD/Surge immunity enhancement with low leakage, in *Proc. 41st Annu. EOS/ESD Symp. (EOS/ESD)*, Sep. 2019, pp. 1–6, doi: [10.23919/EOS/ESD.2019.8869963.](http://dx.doi.org/10.23919/EOS/ESD.2019.8869963)
- [11] M. Park, J. Tseng, T.-Y. Lee, and D. Ripley, "Concurrent ESD and surge protection clamps in RF power amplifier,'' in *Proc. 41st Annu. EOS/ESD Symp. (EOS/ESD)*, Sep. 2019, pp. 1–6, doi: [10.23919/](http://dx.doi.org/10.23919/EOS/ESD.2019.8869975) [EOS/ESD.2019.8869975.](http://dx.doi.org/10.23919/EOS/ESD.2019.8869975)
- [12] N. K. Kranthi and M. Shrivastava, "ESD behavior of tunnel FET devices," *IEEE Trans. Electron Devices*, vol. 64, no. 1, pp. 28–36, Jan. 2017, doi: [10.1109/TED.2016.2630079.](http://dx.doi.org/10.1109/TED.2016.2630079)
- [13] P. Galy and S. Athanasiou, "Preliminary results on TFET-Gated diode in thin silicon film for IO design & ESD protection in 28nm UTBB FD-SOI CMOS technology,'' in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Jun. 2016, pp. 1–4, doi: [10.1109/ICICDT.2016.7542068.](http://dx.doi.org/10.1109/ICICDT.2016.7542068)
- [14] R. Sithanandam and M. J. Kumar, "A new on-chip ESD strategy using TFETs-TCAD based device and network simulations,'' *IEEE J. Electron Devices Soc.*, vol. 6, no. 1, pp. 298–308, Jan. 2018, doi: [10.1109/JEDS.2018.2797054.](http://dx.doi.org/10.1109/JEDS.2018.2797054)
- [15] Z. Yang, Y. Zhang, Y. Yang, and N. Yu, ''Investigation of the double current path phenomenon in gate-grounded tunnel FET,'' *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 103–106, Jan. 2018, doi: [10.1109/LED.2017.2778044.](http://dx.doi.org/10.1109/LED.2017.2778044)
- [16] Z. Yang, N. Yu, and J. J. Liou, "Impact of the gate structure on ESD characteristic of tunnel field-effect transistors,'' in *Proc. 7th Int. Symp. Next Gener. Electron. (ISNE)*, May 2018, pp. 1–4, doi: [10.1109/](http://dx.doi.org/10.1109/ISNE.2018.8394669) [ISNE.2018.8394669.](http://dx.doi.org/10.1109/ISNE.2018.8394669)
- [17] K. K. Bhuwalka, J. Schulze, and I. Eisele, ''Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering,'' *IEEE Trans. Electron Devices*, vol. 52, no. 5, pp. 909–917, May 2005, doi: [10.1109/TED.2005.846318.](http://dx.doi.org/10.1109/TED.2005.846318)
- [18] C.-H. Lu, G. M. T. Wong, M. D. Deal, W. Tsai, P. Majhi, C. On Chui, M. R. Visokay, J. J. Chambers, L. Colombo, B. M. Clemens, and Y. Nishi, ''Characteristics and mechanism of tunable work function gate electrodes using a bilayer metal structure on $SiO₂$ and HfO/sub2," *IEEE Electron Device Lett.*, vol. 26, no. 7, pp. 445–447, Jul. 2005, doi: [10.1109/LED.2005.851232.](http://dx.doi.org/10.1109/LED.2005.851232)
- [19] J.-T. Chen and M.-D. Ker, ''Design of power-rail ESD clamp with dynamic timing-voltage detection against false trigger during fast power-ON events,'' *IEEE Trans. Electron Devices*, vol. 65, no. 3, pp. 838–846, Mar. 2018, doi: [10.1109/TED.2018.2789819.](http://dx.doi.org/10.1109/TED.2018.2789819)
- [20] F. A. Altolaguirre and M.-D. Ker, ''Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process,'' *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3500–3507, Oct. 2013, doi: [10.1109/TED.2013.2274701.](http://dx.doi.org/10.1109/TED.2013.2274701)
- [21] S. Migita, K. Fukuda, Y. Morita, and H. Ota, "Experimental demonstration of temperature stability of Si-tunnel FET over Si-MOSFET,'' in *Proc. IEEE Silicon Nanoelectronics Workshop (SNW)*, Jun. 2012, pp. 1–2, doi: [10.1109/SNW.2012.6243315.](http://dx.doi.org/10.1109/SNW.2012.6243315)
- [22] Y. Yang, X. Tong, L.-T. Yang, P.-F. Guo, L. Fan, and Y.-C. Yeo, ''Tunneling field-effect transistor: Capacitance components and modeling,'' *IEEE Electron Device Lett.*, vol. 31, no. 7, pp. 752–754, Jul. 2010, doi: [10.1109/LED.2010.2047240.](http://dx.doi.org/10.1109/LED.2010.2047240)
- [23] A. Dong, J. Xiong, S. Mitra, W. Liang, R. Gauthier, and A. Loiseau, ''Comprehensive study of ESD design window scaling down to 7nm technology node,'' in *Proc. 40th Electr. Overstress/Electrostatic Discharge Symp. (EOS/ESD)*, Sep. 2018, pp. 1–8, doi: [10.23919/EOS/ESD.2018.8509689.](http://dx.doi.org/10.23919/EOS/ESD.2018.8509689)
- [24] C.-C. Yen and M.-D. Ker, ''The effect of IEC-like fast transients on *RC*triggered ESD power clamps,'' *IEEE Trans. Electron Devices*, vol. 56, no. 6, pp. 1204–1210, Jun. 2009, doi: [10.1109/TED.2009.2017625.](http://dx.doi.org/10.1109/TED.2009.2017625)
- [25] C.-T. Yeh and M.-D. Ker, "Resistor-less design of power-rail ESD clamp circuit in nanoscale CMOS technology,'' *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3456–3463, Dec. 2012, doi: [10.1109/TED.2012.2217970.](http://dx.doi.org/10.1109/TED.2012.2217970)

ZHAONIAN YANG (Member, IEEE) received the Ph.D. degree in microelectronics from Xidian University, Xi'an, China, in 2015. He is currently an Associate Professor with the Department of Electronics Engineering, Xi'an University of Technology, Xi'an. He is the author of more than 30 articles. He holds a China patent. His research interests include electrostatic discharge protection and low-power transistor.

PANQI GAO received the B.S. degree in microelectronics from the Xi'an University of Technology, Xi'an, China, in June 2020, where he is currently pursuing the M.S. degree. His research interests include electrostatic discharge protection and low-power transistor.

 \sim \sim \sim