

Received July 20, 2020, accepted August 4, 2020, date of publication August 7, 2020, date of current version August 21, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3014894

Single-Stage Three-Phase Grid-Tied Isolated SEPIC-Based Differential Inverter With Improved Control and Selective Harmonic Compensation

AHMED SHAWKY^{1,2}, (Student Member, IEEE),
TAKAHARU TAKESHITA¹, (Senior Member, IEEE),
AND MAHMOUD A. SAYED³, (Senior Member, IEEE)

¹Nagoya Institute of Technology, Nagoya 466-8555, Japan

²Electrical Engineering Department, Aswan Faculty of Engineering and Technology, Aswan University, Aswan 81542, Egypt

³Department of Electrical Power and Machines Engineering, Faculty of Engineering, South Valley University, Qena 83523, Egypt

Corresponding author: Ahmed Shawky (s.ahmed.953@stn.nitech.ac.jp)

This work was supported in part by Nagoya Institute of Technology, Japan and the Egyptian Higher Ministry of Education, Mission Section, Egypt.

ABSTRACT The simple circuit based on DC-DC converters is the main attractive feature of the differential inverter topologies. It has a single-stage and provides modularity and scalability. However, the Negative Sequence Harmonic Component (NSHC) generated at the output terminal may hinder its practical applications. This paper presents a single-stage three-phase isolated differential inverter based on three High-Frequency Link (HFL) transformer-based DC-DC SEPIC converters. The utilized SEPIC converters perform voltage step-up/down capability with galvanic isolation, which is essential for Renewable Energy Sources (RES). It mitigates the Common-Mode Voltage (CMV) and Electro-Magnetic Interference (EMI). Moreover, this paper proposes a two-loop based d-q synchronous frame grid-current control to mitigate its NSHC. A Type-II compensator and simple NSHC detection circuit are proposed to enhance the inverter's stability and compensate phase-delay of the utilized SEPIC converters. NSHC detection is developed using three cascaded Low Path Filters (LPFs). A 1.6kW inverter prototype was set to validate the performance of the proposed inverter and its control. The control is implemented by the MWPE3 C6713A Expert III DSP board. The proposed topology has a maximum efficiency of 89.744 at 700W output power and 86.4% at full power. The proposed control decreases the NSHC from 40.6 % to 1.614%, which shows its accuracy and precision. Furthermore, THD is reduced from 35.61% to 4.087% and satisfy the recent grid codes (<5%). The simulation results using PSIM software, power loss distribution, and a comparison study of the proposed inverter with similar topologies are also presented.

INDEX TERMS Differential inverter, grid-current control, low-order harmonics, NSHC, HFL transformers, SEPIC converters.

I. INTRODUCTION

The fast penetration of RES, such as Photovoltaics (PVs), increases the popularity of DC-AC power converters at grid-connected applications [1]–[5]. However, the new PV architectures have independent PV modules with low input voltages [6]–[9]. Moreover, the partial shading scenarios force this voltage to be time-variant [8], [10]. This characteristic makes the traditional VSI and CSI have some limitations due to voltage gain property because VSI and CSI are a buck and boost inverter topologies, respectively [3], [8]–[10].

The associate editor coordinating the review of this manuscript and approving it for publication was F R Islam ^{id}.

Therefore, inverter topologies with buck/boost features are the modern PV architectures trend with additional functionalities such as voltage isolation, modularity, scalability, and bi-directional power capability [8], [10].

Generally, PV modules are directly connected to the utility grid. The issues related to leakage current and grid-operators safety have been increased. Isolated topologies are recommended to cut the leakage currents, decrease CMV, and EMI to maintain human safety [8], [10]. Also, defining the number of connected PV modules with the utilized inverter topology needs a modular inverter to increase the system's flexibility and optimize it for further extension in the future [8]. Furthermore, increasing the battery systems at the current

utility grids, especially the advanced Electric Vehicles (EVs) and charging/discharging stations, put a new direction by optimizing DC-AC inverters with bi-directional power competence [11], [12].

Traditionally, a DC-DC boost converter or isolated DC-DC converters such as flyback, Cuk, and SEPIC converters were added to traditional VSI to step up the low DC input voltage and generate a buck-boost inverter [13]–[17]. This topology processes the power twice (two-stage inverters), which are extensively studied and adds many limitations for the component count and the control complexity. During the last decade, many topologies have been introduced using the same approach, such as switched-capacitor based inverters [18]–[24], Z source inverters [25]–[29], and multi-level inverters [30]–[32].

In the first topology, a switched-capacitor circuit is used instead of the boost converters [22], [24]. This circuit can charge and discharge in parallel and series to boost the input DC voltage. However, this topology has many component counts, especially at the three-phase systems [18]–[21], and lacks galvanic isolation and modular construction [23]. Also, it has many issues related to the capacitors' mismatch and their self-voltage balancing [24]. On the other hand, the Z source inverter utilizes Z-network before the VSI stage. This network has many features, such as boosting ability, no dead-time operation, and continuous input current [25]. Although there was an extensive literature for this topology, isolated topologies still need more improvements to reduce the component counts and the size of utilized HFL transformers [8]. Finally, current topologies of multi-level inverters have voltage boosting. However, it suitable for multi-input inverter topologies rather than single-input inverter topologies [34].

Motivated by this, Single-Stage Buck-Boost Inverter (SSBB-I) topologies become a more important trend. It has one single-stage with a low number of components, such as differential inverters [34]–[54] and split-source inverters [55]–[57]. In between, differential inverter topologies replace every leg of traditional VSI with a DC-DC converter [34]. This new configuration gives many properties such as single-stage, modularity, and isolation using isolated DC-DC converters [51]. The connection of one DC-DC converter per phase provides the uniform operation of the differential inverter. It facilitates the power extension (power scalability) by adding parallel converters for every phase without adding control complexity [52]. They have voltage gain with buck-boost features and bi-directional power ability [54].

On the other hand, for control performance [35]–[42], differential inverters incorporate a low number of switches (only six switches for buck-boost DC-DC converters), resulting in uncomplicated gate-driver circuits and simple PWM strategies. The similarity between differential inverters and the traditional VSI inverter expedite the control function, where VSI control was well-known and studied extensively for a long time [42], [53]. Also, it has illustrious programming codes with a small computational burden. The configuration of differential inverters, based on DC-DC converters, is

imperative because the DC-DC converters implement small passive elements and improve the stability of the developed control. Finally, the dependency of the differential inverters on DC-DC converters opens the way to improve their performance by benefiting from the tremendous studies applied for DC-DC converters such as dynamic behavior, converter modeling, and stability studies. Using this direction, upgrade their applications and enlarge their accessibility for recent step-up/down three-phase inverter applications [8], [10], and [40]–[50].

However, the differential connection, of step-up/down DC-DC converters, introduces significant low-order harmonic components. It results from the circulating currents between them in addition to their dynamics [42]–[45], [51]–[53]. The current circulation results because the AC grid output voltage is larger than the DC input voltage. Moreover, there is an inverse relationship between these harmonics and passive components of associated DC-DC converters. Although huge passive components damp it a little bit, this solution is not accepted. It adds more size, weight, and cost for the differential inverters and hinders its practical applications.

These low-order harmonics of differential inverter were studied in many papers and covered many buck-boost DC-DC converters such as Cuk, SEPIC, and flyback converter [42]–[54]. For all, these harmonics resulted from two sources and given as:

- Second-order Negative Sequence Harmonic Component (NSHC).
- Other low-order harmonics higher than NSHC such as third-order, fourth-order, and fifth-order components.

For low-order harmonic components, higher than NSHC, the differential inverters' variable duty cycle was achieved using a sinusoidal duty cycle in many traditional PWM strategies [43]. Using this modulation introduces a mismatch between the actual output voltage and its reference signal for the utilized DC-DC converters. The source of this mismatch is the dynamic behavior of the passive elements (inductors and capacitors), used in the DC-DC converters, toward this modulation. Therefore, many linearization strategies have been developed in many works to mitigate this issue. In [41], [42], a linearization method, for five three-phase buck-boost based differential inverter topologies, was proposed by emerging the voltage ratio of utilized buck-boost converters in the duty cycle calculations. In [43], a Linearization strategy, between the static gain of differential inverter and its output voltage, is proposed for the buck-boost converters. In [44], a static linearization block has emerged at three-phase and single-phase Cuk based differential inverter with input DC voltage feedforwarding. However, these methods successfully reduced low-order harmonics beyond the second-order NSHC.

To inject current free from NSHC, the main loop, introduced for grid-current control, is not enough to mitigate NSHC even at previous static linearization strategies. Therefore, adding a control loop for NSHC mitigation is presented for Cuk differential inverter in [41]. In this loop, a band-path filter is used to extract NSHC from the output

voltage and modulate it using a Proportional Resonance (PR) compensator. The same approach is implemented for grid-connected differential inverter topologies based on five different DC-DC buck-boost converters, as presented in [42]. Unlike the continuous modulation scheme (CMS) proposed in [41]–[42], [51]–[54], single-phase and three-phase Cuk-based differential inverters using Discontinuous Modulation Scheme (DMS) were presented in [44]–[45] and [46], [47], respectively. This modulation has decreased the circulating currents between different Cuks in both topologies, and thereby, circulating power loss in addition to NSHC. However, the DMS modulation scheme does not remove the whole NSHC but decreases its amplitude and still needs an additional loop. Also, it adds odd harmonics (third-order) that need additional control loops and complicates overall control performance [45].




FIGURE 1. Proposed single-stage three-phase grid-connected isolated SEPIC-based differential inverter.

This paper presents the proposed isolated SEPIC-based differential inverter, as shown in Fig 1. This inverter has many features such as compact size, low cost, and high power density. Also, this work has developed a generalized mathematical model for NSHC. It is found that the NSHC generates from the differential inverter connection, the unipolar operation of the utilized DC-DC converter, and the variable duty cycle. Then, for the first time, the developed model is used to investigate its concerning effects on the DC source, the SEPIC converters, and the grid. The third part of this work has presented the proposed improved control technique for grid-current control and NSHC mitigation. The first loop of the proposed control has achieved control of the grid-current using type-II compensator. This compensator has enhanced control performance by improving steady-state error, stability, and THD. This control is better than the PID compensator, which developed in previous work. Moreover, the second loop has developed the NSHC detection that used three cascaded Low Path Filter (LPFs). It is compensated by modifying each SEPIC converter's modulation index and resulting in a pure sinusoidal current waveform. Furthermore, the proposed LPFs have extra poles used to damp the switching harmonics in addition to the pole of Type-II. Finally, all theoretical assumptions, power loss distribution, and control

techniques of SEPIC-based differential inverter have been verified using simulation and experimental results.

The rest of the paper is organized as follows: Section II provides the proposed SEPIC-based differential inverter with a complete mathematical model of the inverter operation and NSHC. Section III presents the mathematical power loss calculation for the utilized SEPIC converter. The details of the proposed modified control discussing its configuration (two-loops) and the proposed NSHC detection circuit are outlined in Section IV. Section V provides simulation and experimental results. Finally, the conclusion is provided in Section VI.

II. PROPOSED INVERTER, SYSTEM DESCRIPTION AND MATHEMATICAL MODELING

Fig. 1 depicts the architecture of the proposed single-stage three-phase isolated SEPIC-based differential inverter. It utilizes three identical bi-directional isolated DC-DC SEPIC converters. They supplied from the same DC source at the input and star-connected at the grid side.

The uniform operation of SEPIC converters enables inverter modularity with plug and play activity and can be extended to higher power without additional control circuits. Each SEPIC converter has two MOSFET switches (main switch and synchronous switch), one input inductor, one HFL transformer, and two film capacitors (coupling capacitor and output capacitor). This low number of components enhance the power density and decrease the size of the proposed inverter. Since the three SEPIC converters process the differential inverter power, the power rating of each SEPIC converter is equal to one-third of the total power, resulting in smaller components with lower power ratings. This feature also reduces the size of the power stage. Moreover, the switches operate over one-half of the line-frequency cycle, which decreases power losses and improves inverter efficiency. Finally, the SEPIC converter has the lowest energy storage passive elements that enhance power density between many isolated buck-boost converter topologies [42].

The differential inverter uses bi-directional SEPIC converters to produce output voltage higher or lower than the input voltage. This feature is important in renewable energy applications especially at connecting RES to grid with wide-range operating conditions. Fig. 2 shows the modulation concept of the differential inverter. It drives the switches of the utilized SEPIC DC-DC modules by a variable duty cycle on the line frequency margin $T_L = 1/F_{line}$. Where, F_{line} is the grid line-frequency. This modulation does not change the high switching states $T_s = 1/F_{sw}$ of the switches to get small passive elements, where F_{sw} is the switching frequency. The gate signals of SEPIC converter switches generate from comparing the variable duty cycle (line-frequency) with the saw-tooth signal (switching-frequency). When instantaneous AC output voltage is larger than the input voltage, as shown in Fig 2, the DC-DC converter module process the power of one phase in two directions: forward and reverse power (circulating power) [45], [53].




FIGURE 2. Operational waveforms of the proposed single-stage three-phase isolated grid-connected SEPIC-based differential inverter.




FIGURE 3. Schematic of proposed SEPIC converter and its operational states for line and switching-frequency.

A. OPERATIONAL PRINCIPALS OF PROPOSED SEPIC MODULES IN DIFFERENTIAL INVERTER

Fig. 3 shows the equivalent circuit of one isolated SEPIC converter x and its operational modes at both frequency states (line and switching-frequency). It's worth noticing that x indicates the associated connected phase of this module, $x = u, v, w$ as illustrated in Fig. 1. The SEPIC module processes the power in two directions based on the differential inverter connection and the CMS operation, as outlined in Fig. 2. The complimentary switching of the main switch S_{mx} and body diode of the synchronous switch S_{rx} processes the forward

TABLE 1. Isolated SEPIC converter components with its operational voltages, current and ripple components.

Component	Voltage	Current	Ripple component
L_x	--	$\frac{ni_{sx}d_x}{1-d_x}$	$\frac{d_x(t)V_{dc}}{L_x F_{sw}}$
L_{mx}	--	ni_{sx}	$\frac{-d_x(t)V_{dc}}{L_{mx} F_{sw}}$
C_x	V_{dc}	--	$\frac{L_{mx} F_{sw}}{ni_{sx}d_x(t)}$
C_{ox}	v_{ox}	--	$\frac{C_x F_{sw}}{i_{sx}d_x(t)}$
S_{mx}	$V_{dc} + \frac{v_{ox}}{n}$	$\frac{ni_{sx}}{1-d_x}$	$\frac{C_{ox} F_{sw}}{d_x(t)V_{dc}}$
S_{rx}	$V_{dc} + nv_{ox}$	$\frac{ni_{sx}}{1-d_x}$	$\frac{(L_x + L_{mx})F_{sw}}{d_x(t)V_{dc}}$
			$\frac{(L_x + L_{mx})F_{sw}}{(L_x + L_{mx})F_{sw}}$

power as depicted in Fig. 3-a. The reverse power, proceeding the circulating power between the parallel SEPIC converters is implemented by using the complementary operation of the synchronous switch S_{rx} and the body diode of the main switch S_{mx} . The SEPIC converter achieves both powers according to the passive elements' energy storage and energy release mechanisms. High frequency states of SEPIC converter switches maintain these mechanisms, as shown in Fig. 3-b, c for forward power operation [61].

Due to the symmetrical operation, forward power operation is analyzed in this paper. During the first interval, $d_x T_s$ shown in Fig. 3-b, the main switch S_{mx} is on to charge the inductance L_x of input inductor from the DC source. The stored energy of the coupling capacitor C_x is discharged also at the magnetizing inductance of HFT. On the secondary side of HFL transformer, the output capacitor C_{ox} discharges its energy at load. During the second interval, $(1 - d_x) T_s$ turning off the main switch enables the series connection of input inductor, coupling capacitor and magnetizing inductance of HFL transformer. This connection lets the stored energy of the input inductor L_x and the energy of the DC source, to charge the coupling capacitor C_x and the magnetizing inductance L_{mx} . At the same time, the charged energy of magnetizing inductance moving across HFL transformer to charge the output capacitor C_{ox} and load, benefiting from the on-state of the body diode of the synchronous switch S_{rx} as shown in Fig. 3-c.

Applying DC averaging over on complete switching cycle provides a voltage gain of SEPIC converter that given as [61]:

$$\frac{V_{ox}}{V_{dc}} = \frac{nd_x}{1-d_x} \tag{1}$$

where v_{ox} is the output voltage of SEPIC converter, V_{dc} is the input DC voltage, d_x represent the duty cycle of SEPIC converter and n represents the turn's ratio of utilized HFL transformer. The voltage and the current formulas for inductors and capacitors of the SEPIC converter are illustrated at Table 1. i_{sx} exhibit the output grid-current of the SEPIC converter connected to phase x . The switches, ripple components and its accompanying stresses, are also outlined. It worth noticing that these parameters define the size of the SEPIC

converter, its components ratings and, the total weight of the SEPIC-based differential inverter.

B. MATHEMATICAL MODELING OF SEPIC DIFFERENTIAL-BASED INVERTER

For the convenience of analysis, the balanced three-phase voltages at the grid side, shown in Fig 1, are expressed as:

$$\begin{bmatrix} e_{su}(t) \\ e_{sv}(t) \\ e_{sw}(t) \end{bmatrix} = e_m \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} \quad (2)$$

where e_m is the peak phase voltage and, ω is the angular frequency. Time-variant output voltage on each SEPIC converter can be generated using variable duty cycle as portrayed in Fig. 2. The duty cycles are displaced with a 120° phase shift angle to generate three-phase voltages. Therefore, the duty cycle of the SEPIC converters is formulated as:

$$\begin{bmatrix} d_u(t) \\ d_v(t) \\ d_w(t) \end{bmatrix} = \frac{n * M(1 + K)}{n * M(1 + K) + 1} \quad (3)$$

where M represents the actual static gain of the differential inverter, see Fig. 2, and the term k presents the behavior of the grid and given as:

$$K = \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} \quad (4)$$

It's interesting to notice that equation (3) considers the static linearization without any feedforward signals and mitigates low-order harmonics higher than NSHC. The output voltages of the SEPIC converters v_{ou} , v_{ov} , v_{ow} as shown in Fig 1 and 2, have two different components; a line-frequency sinusoidal component e_m , synchronized with the grid side and a DC offset component v_{do} , which generated due to the variable duty cycle and the unipolar operation of the SEPIC converters. They are expressed as follows:

$$\begin{bmatrix} v_{ou}(t) \\ v_{ov}(t) \\ v_{ow}(t) \end{bmatrix} = v_{do} + e_m \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} \quad (5)$$

Owing to the differential connection of SEPIC modules at the grid side as presented in Fig 1, these DC offsets cancel each other at the line-to-line terminal voltages, and in turn, decouple the DC offset voltage from three-phase grid voltages. Since both components results from SEPIC converters, the output voltages of SEPIC converter, derived at (5) can be

expressed as:

$$\begin{bmatrix} v_{ou}(t) \\ v_{ov}(t) \\ v_{ow}(t) \end{bmatrix} = nMV_{dc} + nMV_{dc} \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} \quad (6)$$

It worth noticing that, according to equation 6, $v_{do}v_{do}$ equals e_m and, the voltage gain of the differential inverter depends on static gain M and the turn's ratio of HFL transformer n .

C. MATHEMATICAL MODELING OF NSHC

The output current of the differential inverter is distorted with NSHC even at static linearization that outlined in equation (3). This section describes the modeling of the NSHC and it's concerning effects on the internal components of the proposed isolated SEPIC converters. For this purpose, the grid current of the SEPIC-based differential inverter is assumed as:

$$\begin{bmatrix} i_{su}(t) \\ i_{sv}(t) \\ i_{sw}(t) \end{bmatrix} = i_m \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} + i_h \begin{bmatrix} \sin(2\omega t) \\ \sin\left(2\left(\omega t - \frac{2\pi}{3}\right)\right) \\ \sin\left(2\left(\omega t + \frac{2\pi}{3}\right)\right) \end{bmatrix} \quad (7)$$

where, i_m , i_h represent the maximum current of grid-current and the maximum amplitude of the NSHC, respectively. Multiplying the voltage ratio of SEPIC converters, outlined in equation (6), and the assumed grid current in equation (7) generates the input current of the SEPIC converters. It expressed as:

$$\begin{bmatrix} i_{inu}(t) \\ i_{inv}(t) \\ i_{inw}(t) \end{bmatrix} = 0.5nMi_m + nMi_m \begin{bmatrix} \sin(\omega t) \\ \sin\left(\omega t - \frac{2\pi}{3}\right) \\ \sin\left(\omega t + \frac{2\pi}{3}\right) \end{bmatrix} + 0.5nMi_h \begin{bmatrix} \cos(-\omega t) \\ \cos\left(-\omega t + \frac{2\pi}{3}\right) \\ \cos\left(-\omega t - \frac{2\pi}{3}\right) \end{bmatrix} - 0.5nMi_m \begin{bmatrix} \cos(2\omega t) \\ \cos\left(2\omega t - \frac{4\pi}{3}\right) \\ \cos\left(2\omega t + \frac{4\pi}{3}\right) \end{bmatrix}$$

$$\begin{aligned}
 & +nMi_h \begin{bmatrix} \sin(2wt) \\ \sin\left(2wt - \frac{4\pi}{3}\right) \\ \sin\left(2wt + \frac{4\pi}{3}\right) \end{bmatrix} \\
 & -0.5nMi_h \begin{bmatrix} \cos(3wt) \\ \cos\left(3wt - \frac{6\pi}{3}\right) \\ \cos\left(3wt + \frac{6\pi}{3}\right) \end{bmatrix} \quad (8)
 \end{aligned}$$

From (8), since the second-order NSHC at the grid current, the practical input current of the SEPIC converters that equals the inductor current L_x includes the following components:

- ✓ DC offset current component, representing the shared average current of each SEPIC module from the DC source.
- ✓ Line frequency component, representing the fundamental sinusoidal waveform imposed on the DC component and declares the injected current injection in the grid side.
- ✓ Second-order component, representing the circulating currents at reverse power operation and generates the NSHC imposed on grid current.
- ✓ Third-order component, representing the component that generates from the current interaction between the reflected NSHC and the circulating currents.

With NSHC, the input and the output current of SEPIC modules are affected according to equations (7, 8). The current of switches, inductors, and HFLs depends on them. Moreover, this effect continues to the input current of the DC source based on the following expression:

$$\begin{aligned}
 I_{dc} &= i_{inu} + i_{inv} + i_{inw} \\
 &= \frac{3}{2}nMi_m + \frac{3}{4}nMi_h \cos(3wt) \quad (9)
 \end{aligned}$$

According to (9), the DC input current is distorted with a third-order component which has many harmful effects, especially for RES. Moreover, this equation proves that no additional loop are desired for this harmonics because NSHC compensation on grid side is enough. In the next sections, the details of the proposed control are presented, which mitigates NSHC and its concerned effects.

III. LOSS ANALYSIS OF PROPOSED INVERTER

The proposed SEPIC-based differential inverter has three identical SEPIC converters with equal power. Although there is a 120-degree phase shift between them, they have similar duty cycle modulation over one complete cycle with the same peak, average, and valley value [52]. Therefore, the power loss distribution is also the same. This section shows the loss distribution of one SEPIC converter. It has split among the following components.

A. SWITCHES

As shown in Fig 2 and 3, the main switch S_{mx} and body diode of the synchronous switch S_{rx} process the inverter power in the first half of line-frequency cycle $T_L/2$ or $0 - \pi$ and produce conduction and switching loss. On the other hand, the synchronous switch S_{rx} and the body diode of the main switch S_{mx} process the power in the second half $T_L/2$ or $\pi - 2\pi$. To ease the power loss calculation, the conduction and switching loss are calculated based on the switching-frequency T_s . Then the power loss is averaged over the line-frequency T_L .

The conduction loss over one switching cycle T_s of the MOSFET switch is obtained from equation (10) and can be given as [58]:

$$P_{cond}(t) = R_{dson}d(t)[I_D^2 + \frac{\Delta i_D^2}{12}] \quad (10)$$

where, R_{dson} is the on-resistance of the switch, $d(t)$ is the duty cycle at this instant. I_D is average drain current over one cycle, and, Δi_D is the ripple component of switch current. Also, the switching loss can be obtained as [59]:

$$\left. \begin{aligned}
 P_{sw}(t) &= P_{swon} + P_{swof} + P_{coss} \\
 P_{swon}(t) &= \frac{1}{6}t_{rise}F_{sw}V_{ds} \left[I_D - \frac{\Delta i_D}{2} \right] \\
 P_{swof}(t) &= \frac{1}{6}t_{fall}F_{sw}V_{ds} \left[I_D + \frac{\Delta i_D}{2} \right] \\
 P_{coss}(t) &= 0.5C_{oss}V_{ds}^2
 \end{aligned} \right\} \quad (11)$$

In 11, t_{rise} , t_{fall} , C_{oss} , are the rise time, fall time and drain source capacitance of the switch, respectively. All previous parameters were found in the datasheet of the switch. Moreover, the conduction loss of the body diode can be obtained as:

$$P_{cond}(t) = d(t) I_F V_F \quad (12)$$

The switching loss of body diode can be obtained as:

$$\left. \begin{aligned}
 P_{sw}(t) &= P_{swon} + P_{swof} + P_{Qrr} \\
 P_{swon}(t) &= t_{dead}F_{sw}V_F \left[I_F - \frac{\Delta i_F}{2} \right] \\
 P_{swof}(t) &= t_{dead}F_{sw}V_F \left[I_F + \frac{\Delta i_F}{2} \right] \\
 P_{coss}(t) &= 0.5V_{ds}F_{sw}Q_{rr}
 \end{aligned} \right\} \quad (13)$$

In 12 and 13, I_F is average forward current over T_s , V_F is the forward voltage of the body diode, Δi_F is the ripple component of diode current, t_{dead} is the dead time between main and synchronous switch of the SEPIC converter, and Q_{rr} is the reverse recovery charge of the diode. Table 2 shows the previously calculated parameters of switches and their body diodes and their connected operating period.

B. INPUT INDUCER

The inductor losses are divided to winding conduction losses and magnetic core losses. The winding conduction loss is a function of DC resistance of inductor wire R_{dc} and AC

TABLE 2. Calculated average voltages and currents of the SEPIC converter.

Component	I_d or I_F	ΔI_d or ΔI_F	$d(t)$	Conducti on period
Main Switch	ni_{sx}	$d_x(t)V_{dc}$	$d_x(t)$	$0-\pi$
S_{mx}	$1-d(t)$	$(L_x + L_{mx})F_{sw}$		
Synchronous Switch	ni_{sx}	$d_x(t)V_{dc}$	1	$\pi-2\pi$
S_{rx}	$1-d(t)$	$(L_x + L_{mx})F_{sw}$	$-d_x(t)$	
Body diode of Main switch	ni_{sx}	$d_x(t)V_{dc}$	1	$\pi-2\pi$
Body diode of Synchronous switch	$1-d(t)$	$(L_x + L_{mx})F_{sw}$	$-d_x(t)$	$0-\pi$
	ni_{sx}	$d_x(t)V_{dc}$	$d_x(t)$	$0-\pi$
	$1-d(t)$	$(L_x + L_{mx})F_{sw}$		

resistance R_{acr} that indicating the proximity effect of inductor wire at switching-frequency. This loss can be obtained as [60]:

$$P_{cond} = I_{Lx}^2 R_{dcr} + \frac{1}{12} \Delta i_{Lx}^2 R_{acr} \quad (14)$$

Generally, R_{dcr} and R_{acr} of inductor can be determined using inductor test at switching frequency. Moreover, average inductor current and ripple component are shown in Table 1.

The magnetic core loss of inductor P_{core} depends on the peak ac flux density B , the operating switching frequency F_{sw} and the volume of the core and usually obtained by Steinmetz equation to be [61]:

$$P_{core} = kf^\alpha B^\beta A_c l_m \quad (15)$$

where, A_c is the cross-sectional area of the core, l_m is the core mean magnetic path length. α , β are constants and obtained from the datasheet of the utilized core.

C. HFL TRANSFORMER

The losses of the HFL transformers are separated into conduction losses and core losses. The conduction losses produce from the primary and secondary resistances of the HFL transformer wires R_{pri} , R_{sec} [61]. They are calculated as

$$P_{cond} = \left[\frac{V_{pri} d_x(t)}{(L_{mx} + L_{pri}) F_{sw}} \right]^2 R_{pri} + \left[\frac{V_{sec} d_x(t)}{(L_{mx} + L_{sec}) F_{sw}} \right]^2 R_{sec} \quad (16)$$

where, V_{pri} , V_{sec} are the primary and secondary voltages of the transformer, L_{pri} , L_{sec} are the primary and secondary winding inductances of the HFL transformer. Moreover, the core losses can be obtained using equation (15).

D. COUPLING AND OUTPUT CAPACITORS

From (17, 18), the power losses of both capacitors are obtained as:

$$P_{closs} = \frac{1}{12} \left[\frac{ni_{sx} d_x(t)}{C_x F_{sw}} \right]^2 R_{esr} \quad (17)$$

$$P_{closs} = \frac{1}{12} \left[\frac{i_{sx} d_x(t)}{C_{ox} F_{sw}} \right]^2 R_{esr} \quad (18)$$

where, R_{esr} is the ESR resistance of the capacitor. Finally, the losses of other components such as control circuit, snubber circuit of HFL transformer and connecting wires can be obtained from [58]–[61].


IV. PROPOSED CONTROL TECHNIQUE

The first step in developing precise control is using a specific open-loop transfer function. The developed SEPIC converter dynamic transfer function derived at [62] is used in this paper. This model considers all interesting parameters needed at the proposed inverter. It expressed as:

$$G_{vd}(s) = \frac{v_{ox}(s)}{d_x(s)} = G_o \frac{a_3 s^3 + a_2 s^2 + a_1 s + a_0}{s^4 + b_3 s^3 + b_2 s^2 + b_1 s + b_0} \quad (19)$$

where, G_o is the dc gain of SEPIC converter, $a_0 - a_3$ represent the constants of zeros, and $b_0 - b_3$ are the constants of its poles.

The simulation parameters of the utilized SEPIC converter, shown in Table 3, is used to draw the open-loop transfer function and define the exact location of poles and zeros and also decide the stability range of the converter. Using high switching-frequency, $F_{sw} = 50 \text{ kHz}$ enhances the overall size of the SEPIC-based differential inverter by implementing small passive elements. It worth noticing that, the high switching frequency also improves the performance of the closed-loop control because its effect on the line-frequency response is neglected, especially over the entire range of the variable duty cycle $d_x = 0 - 0.8$. This inverter processes 1.6kW active power from a 100V DC source. Finally, table 3 covers the specifications of the grid.


FIGURE 4. Proposed control diagram with NSHC compensation circuit.

The CMS operation of the differential inverter produces a second-order NSHC. Therefore, the proposed control has two loops; the first loop for grid-current control. The second loop mitigates the NSHC. Both loops realize their function, as shown in Fig. 4, in the rotating d-q frame. This is based on the grid voltage phase-angle and the use of Clark transformation to obtain currents in the d-q axis. The errors e_d , e_q between the fundamental values of actual and reference currents (i_d , i_q and i_{refd} , i_{refq}) are the input of proposed Type-II compensator. This compensator is realized as

TABLE 3. Simulation parameters of proposed Isolated SEPIC-based differential inverter.

component	value	Unit
Rated Power, P	1600	W
Input DC Voltage, V_{dc}	100	v
Grid Voltage, v_{ll}, ω	200, $2\pi * 60$	V, rad/sec
Switching Frequency, F_{sw}	50	kHz
Input inductor, L_x	180	uH
HFL transformer inductance, L_{mx}	500	uH
HFL transformer turns ratio n	1	--
Coupling capacitor, C_x	14	uF
Output capacitor, C_{ox}	14	uF
Grid inductance, L_{gx}	4	mH

follows [63], [64]:

$$G_c(s) = G_{co} \frac{(1 + \frac{s}{w_{z1}})}{(1 + \frac{s}{w_{p1}})(1 + \frac{s}{w_{p2}})} \quad (20)$$

The gain of Type-II, G_{co} increases the DC gain of the open-loop transfer function of the SEPIC converter, and improves the steady-state error. Zero of PID, w_{z1} boosts the phase delay of the SEPIC converter and enhance the overall inverter stability by expanding the system bandwidth. The first pole w_{p1} that put at low frequency flattens the DC gain and increases the control accuracy. The frequency of the second pole w_{p2} is high, close to switching frequency, to damp the switching harmonics and eliminate it's concerning resonance effects from the control path. The compensator outputs (M, M_q), which indicate the static gain of differential based inverter in the rotating frame, are then transferred to ABC frame using inverse Clark transformation, representing the first component of the modulation index of each SEPIC converter.

In the second loop, the proposed detection circuit of NSHC is based on three cascaded low-pass filters (LPFs). The output sensors of the grid current have delivered to the proposed LPFs. These LPFs accurately mitigate all low-order harmonics and obtain fundamental components of grid currents. Then, the output of LPFs is subtracted from the actual grid currents to detect the second-order NSHC, as shown in Fig. 4. The transfer function of the LPF has formulated as follows:

$$G_s(s) = \frac{1}{(1 + \frac{s}{w_l})^3} \quad (21)$$

This transfer function of LPFs has -60DB per decade response due to the located three poles. In addition to pole of Type-II, there are four poles in the system and, all damp the switching harmonics and the resonance produced between capacitors and inductors of SEPIC converter. The Clark transformation achieves the operation between ABC frame and d-q frame at the angular frequency (-2ω) . Then, the cascaded integrator attenuates the errors of the NSHC loop by modulating the duty cycle of each SEPIC converter. Finally,

the dynamic behavior of integrators in the second loop is slow to prevent any distortion on the first loop.

The closed-loop transfer function of SEPIC-based differential inverter that uses the proposed control is then expressed as follows:

$$T(s) = G_{vd}(s) * G_g(s) * G_{c2}(s) * d_x(s) \quad (22)$$

Here $G_{c2}(s)$ is the total transfer function of both loops. $G_g(s)$ Is the transfer function of grid side inductance, shown in Fig. 1. $d_x(s)$ represents the transfer function of static linearization function based on equation (3). At frequency domain, it is expressed as:

$$d_x(s) \cong \frac{m(s) + m(s)K}{m(s) + m(s)K + 1} \quad (23)$$

where, $m(s)$ is the small signal component of static gain of differential inverter. According to the proposed control, the bandwidth of the closed-loop transfer function of the SEPIC converters is 590Hz. The DC gain and the phase margin are 98DB and 38.2, respectively, as shown in Fig. 5.




FIGURE 5. Bode plot of closed-loop control of modified grid-current control.

V. SYSTEM RESULTS AND DISCUSSION

Simulation and experimental results have been conducted in this section to verify the effectiveness of the proposed control technique and the theoretical assumptions. To consider the mathematical analysis of NSHC, two case studies have been provided as:

- ✓ Case 1: This case discusses the effect of NSHC on the SEPIC converters, DC source, and grid. The control task includes Type-II compensators in the first loop. The second loop is disconnected.
- ✓ Case 2: This case shows the features of the proposed NSHC strategy using the proposed LPFs. The control task includes the Type-II compensator in the first loop as well as LPFs and integrators in the second loop.

Both cases have performed using PSIM 11.1.3 software and MWPE3 C6713A Expert III DSP board. MWPE3 FPGA board is used to generate the gate pulses of switches. Fig. 6 shows the experimental setup of the proposed SEPIC-based differential inverter with modified grid-current control. In this setup, three HFL transformers is designed and




FIGURE 6. Experimental Setup of proposed single-stage SEPIC-based differential inverter.




FIGURE 7. PCB board implementation of one SEPIC converter used at proposed SEPIC-based differential inverter.

implemented using ferrite cores and litz wires to get high performance. Fig. 7 shows the implemented PCB board of one SEPIC converter. The SEPIC converters are designed and implemented on separate PCB boards to provide modularity and plug and play operation [52]. Only five sensors are used (two for line-line voltages and three for grid currents). Table 4 demonstrates the experimental parameters of the inverter setup.

A. CASE 1: NSHC ISSUE

Fig. 8 and 9, show the simulation and experimental results of proposed isolated SEPIC-based differential inverter at case 1. The proposed Type-II compensator has achieved grid-current control and injected active power. However, the grid current in both have distorted with NSHC even at applying static linearization. These findings of simulation and experimental results match the theoretical assumptions and the literature work of differential inverters. This NSHC component is reflected in SEPIC converters and DC voltage source,




FIGURE 8. Simulation results of proposed SEPIC-based differential inverter at case 1.

as shown in the input currents and the DC current. Again, these results are matched with our assumptions derived at equations (7, 8, and 9). Moreover, the reflection of NSHC on the DC source current generates a third-order component that complies with equation (9).




FIGURE 9. Experimental results of proposed SEPIC-based differential inverter at case 1.

It is worth noticing that the NSHC distortion, in experimental results, is worse than simulation results. The additional

TABLE 4. Experimental parameters of proposed Isolated SEPIC-based differential inverter.

component	specifications	
Input Inductor	L_x	181.9 μ H
	R_{dcr}	200m Ω
	core	EER-94
HFL transformer	No. of turns	37
	L_{mx}	493.18 μ H
	R_{pri}	50m Ω
	R_{sec}	65m Ω
	core	EER-94
	Turns ratio 1:n	1:1
	No. of turns (primary)	15
Switches	R_{dson}	40m Ω
	V_F	1.8v
	t_{rise}	52ns
	t_{fall}	34ns
Capacitors	C_x	C4AEOBW5140A3JJ
	C_{ox}	C4AEOBW5140A3JJ
	R_{esr}	5.4m Ω
Grid inductance,	L_{gx}	4mH
	R_{gx}	0.2 Ω

TABLE 5. Low-order harmonic components percentages of proposed inverter at case 1.

Low-order harmonics from Simulation				
Current/ Harmonic order	2	3	4	5
Grid current i_{sw}	25.81	0.204	0.605	0.235
Input Current i_{inw}	27.32	10.55	0.902	0.312
Low-order harmonics from Experiments				
Current	2	3	4	5
Grid current i_{sw}	40.6	1.127	3.4	0.923
Input Current i_{inw}	33.64	17.54	1.54	1.93

spectrum of the grid-current (simulation and experimental results), as presented in Fig. 10. It shows that the percentage of second-order NSHC is about 25.81% and 40.6% for simulations and experiments. For the THD, the proposed inverter has 23.45% and 35.61% from simulations and experiments. Practically, Table 5 illustrates the percentage of other low-order harmonics. It's shown that the proposed static linearization strategy eliminates the other components, and there is a reflection of NSHC on input current of the SEPIC converter. This harmonic violates the IEC-61000 grid standards [65] and hinders the differential-based inverter's practical applications, as shown in Fig. 11. Finally, all previous results have shown the serious deformation of NSHC on the proposed differential inverter and the ultimate need for additional loop for NSHC mitigation.




FIGURE 10. FFT harmonic spectrum of grid-current at case 1.

parasitic of SEPIC converters, such as DC resistances of the PCB boards and connecting wires, are the source of this difference. This difference also introduced at the FFT harmonic




FIGURE 11. IEC-61000 standards compared with FFT spectrum of experimental grid-current at case 1.

B. PROPOSED CONTROL AND NSHC COMPENSATION STRATEGY

Fig. 12 and 13 show the simulation and experimental results of case 2 that consider the proposed HSHC compensation circuit. In both, the proposed control technique injects sinusoidal current to the grid at unity power factor. Compared with case 1, the proposed control technique successfully eliminates the NSHC from the grid current.

Moreover, it reduces the distortion of the three input inductor currents of SEPIC converters and their mismatch. It eliminates the third-order component from the DC source due to the successful elimination of the NSHC of grid-current. Fig. 14 shows the FFT harmonic spectrum of the injected grid current at case 2 for simulation and experimental results.




FIGURE 12. Simulation results of proposed SEPIC-based differential inverter at case 2.





FIGURE 13. Experimental results of proposed SEPIC-based differential inverter at case 2.

The percentage of second-order NSHC reduced from 25.81% to 0.278% in the simulations. Also, it reduced from 40.6% to 1.6143% at the experiments. The successful mitigation of NSHC forces the third-order harmonics at the input of SEPIC converters to reduce from 17.54% to 2.13% in the



a-Simulation results




FIGURE 14. FFT harmonic spectrum of grid-current at case 2.

experimental results. The simulations results also have the same improvements, as illustrated in Table 6. The maximum regulation limit of the harmonic components in case 2 is reduced from 150% to 70% as shown in Fig. 15. It confirms that the differential-based inverter using proposed control meets the standard limits of IEC-61000.

TABLE 6. Low-order harmonic components percentages of proposed inverter at case 2.

Low-order harmonics from Simulation				
Current/ Harmonic order	2	3	4	5
Grid current i_{sw}	0.278	0.575	0.06	0.169
Input Current	35.05	1.08	0.175	0.191
i_{inw}	Low-order harmonics from Experiments			
Current	2	3	4	5
Grid current i_{sw}	1.614	1.572	2.385	3.278
Input Current	33.64	2.13	1.03	1.77
i_{inw}				

C. POWER LOSS DISTRIBUTION AND EFFICIENCY

The power loss distribution for the proposed inverter topology has been carried out based on the mathematical calculation derived in section III. The semiconductor devices, inductors, HFL transformer, and capacitors are modeled using their datasheets. Table 7 gives the power loss of all components for one SEPIC converter together with the calculated efficiency with an output power of 533W. Then the power of proposed inverter equal to 1.6kW using one SEPIC converter per phase.




FIGURE 15. IEC-61000 standards compared with FFT spectrum of experimental grid-current at case 2.

TABLE 7. Calculated power loss distribution of one SEPIC converter at proposed inverter topology.

component	P_{cond}	P_{Sw}	total
Main Switch S_{mx}	6.351	3.666	10.017
Body diode of main Switch S_{mx}	2.310	1.335	3.645
Synchronous Switch S_{rx}	1.558	1.429	2.987
Body diode of Synchronous Switch S_{rx}	4.739	1.884	6.623
component	P_{cond}	P_{core}	total
Input Inductor L_x	10.250	8.000	18.250
HFL transformer	11.235	8.184	19.437
Coupling capacitor C_x		0.007	
output capacitor C_{ox}		0.002	
Snubber circuit		2.2	
Grid inductance		3.07	
Control and gate drives		0.883	
Total power loss and output Power W	67.121		533
Efficiency		87.406%	




FIGURE 16. Efficiency vs output power of the proposed inverter.

Moreover, the variation of efficiency against injected output power with loss calculation using mathematical, simulation and experimental measurements are shown in Fig. 16. The maximum experimental efficiency of the proposed inverter has a value of 89.744% at the output power of 700W. As the output power increases, the efficiency decreases to 86.4% at full rating of the proposed inverter 1.6kW. It's worth noticing that the drop is low and the difference between

calculated, simulated and experimentally measured efficiency is small due to the accuracy of loss modeling derived at section III.

D. DISCUSSION, COMPARISON AND EVALUATION

In Table 8, comparative evaluation between the proposed inverter and state of the art topologies have been carried out in terms of topology, voltage gain, voltage step-up/down ability, different components count and power rating. Also, it includes the feasibility of the topologies for modularity, galvanic isolation, and power efficiency. The proposed inverter requires low number of switches (six switches like the traditional VSI) which is less than the proposed topologies in [22], [24], [26], and [33]. Furthermore, it does not need any diodes like topology proposed in [25]. Another exciting benefit of the proposed topology is the galvanic isolation using HFL without any additional switches. Finally, it has an excellent potency to be modular and scale the power for over extension.

The switched-capacitors inverters still need improvements in terms of switches, where topologies in [22] and [24] have 8 and 27 switches with many gate drive circuits. It does not have a modular configuration, and the HFL integration is still not investigated. For Z source inverter topologies, the buck-boosting ability is excellent. However, the Z network's size is still substantial (they have inductors in mH range) [25]. Again, it needs additional components to implement galvanic isolation and modularity. For multi-level inverters, the efficiency is generally high. However, the number of switches is very high and needs large filters due to low switching-frequency.

In contrast, Table 8 gives a quantitative comparison between the proposed inverter and similar differential inverter topologies. The proposed topology based on SEPIC converters has only three inductors, which is lower than the Cuk topologies (six inductors). Furthermore, the utilized inductors have small values that improve the inverter size. Although the measured efficiency of the proposed topology is close to proposed one in [44], it has many advantages to enhance it in the future.

Table 9 summaries the literature work, which eliminates NSHC at differential inverters. The proposed control design provides grid-current control and excludes NSHC by using two control loops. NSHC can be decreased partially by using DCM operation, as reported at [44]. However, this will add higher-order harmonic components (i.e., third, fourth, and extra) that disturb THD, and need extra loops. The DCM Cuk-based differential inverter at [44] needs more loops to decrease THD to acceptable values, as outlined at [45].

Unlike [42], the proposed control eliminates the third-order components using the second loop from the perspective of input current distortion. It is imperative to exclude the third loop, which adds complexity and a computational burden for utilized DSP board.

Moreover, it provides accurate mathematical modeling for its association with NSHC. Also, this behavior has been verified using simulations and experiments.

TABLE 8. Comparison between proposed inverter and similar topologies.

Topology	Topology	Voltage gain	Power (KW)	Capacitors% inductors	Switches Diodes	Modular	HFL& CMV	Application	Measured efficiency
Ref [22]	Switched Capacitor	Buck-Boost	NA	2 0	8 2	No	No yes	Three-phase	97.4
Ref [24]	Switched Capacitor	Buck-Boost	NA	2 0	27 0	No	No NA	Three-phase	NA
Ref [25]	Z source	Buck-Boost	0.45	2 2	6 1	No	No NA	Three-phase	NA
Ref [26]	Z source	Buck-Boost	1	2 2	6 1	No	No	Three-phase	97.1
Ref[33]	Multi-level	Buck	1.1	5 0	8 6	Yes	No yes	Single-phase	96.3
Ref[37]	Differential	Buck-Boost	1.4	3 3	6 0	Yes	No NA	Three-phase	NA
Ref[38]	Differential	Buck-Boost	0.5	3 4	4 2	Yes	No NA	Single-phase	97
Ref[41]	Differential	CUK	2.5	6 6	6 0	Yes	No NA	Three-phase	NA
Ref[42]	Differential	CUK	2.5	6 6	6 0	Yes	yes yes	Three-phase	NA
Ref[43]	Differential	Boost	0.5	2 2	4 0	NO	No NA	Single-phase	NA
Ref[44]	Differential	CUK	0.5	6 6	6 0	Yes	yes yes	Three-phase	91%
Ref[47]	Differential	Buck	0.4	3 3	4 0	Yes	No NA	Three-phase	NA
proposed	Differential	SEPIC	1.6	6 3	6 0	Yes	yes yes	Three-phase	89.744

TABLE 9. Comparison between proposed inverter and similar control techniques.

Work	This work	Ref [42]	Ref [44]	Ref [45]
DC-DC Converter	SEPIC	Cuk	Cuk	Cuk
Modulation Scheme	CMS	CMS	DMS	DMS
Control	SLB	Yes	Yes	Yes
Features	NSHC	Yes	Yes	No
	No loops	2	3	1
	THD	4.087	1.2	5.1
	F_{sw} [kHz]	50	25	125
				100

TABLE 10. Comparison between proposed control techniques and previous work [52].

Control/ Parameters	Ref [52]	Proposed Control
First Loop	PID	Type-II
Second Loop	LPFs	LPFs
NSHC (%)	1.93	1.6143
Execution time (us)	21.35	19.95
THD (%)	5.7	4.087

Table 10 demonstrates the performance of proposed control techniques with our previous work [52]. It worth noticing that both controllers provide high performance. Moreover, the proposed improved control has low execution time that improves the computational burden of the DSP board. The NSHC is less than 1.6143% that enhances the

THD (less than 5%). Finally, these findings achieve the standards of recent grid codes.

VI. CONCLUSION

This paper has presented a single-stage three-phase HFL transformer SEPIC-based differential inverter with a new mathematical model and control technique to minimize the NSHC of the grid injected current. This model successfully demonstrates the source of NSHC. In the proposed control, the Type-II compensator successfully enhances SEPIC converters’ stability and achieves grid current control with a small steady-state error. In the second loop, a simple NSHC detection circuit, constructed from three cascaded Low Path Filter (LPFs), is proposed to improve the quality of the grid current by mitigating the NSHC. The proposed LPFs have extra poles that damp the switching harmonics in addition to the poles of Type-II and gives better performance. The proposed control injects sinusoidal current to the grid at a unity power factor that meets the permissible limits for all harmonic contents of IEC61000 standards. The validity of the proposed control techniques is investigated in simulation and experiments using PSIM software and laboratory prototype of 200V, 1.6kW, 50 kHz, and achieving THD of 4.087% for the grid current with the proposed compensation technique. The maximum measured efficiency of the proposed inverter is 89.744% at the output power of 700W and 86.4% at full power. Finally, the proposed inverter is modular and can be extended by adding new SEPIC converters without additional complexity for the control.

ACKNOWLEDGMENT

The author would like to thank the Egyptian Higher Ministry of Education for supporting to complete the study in Japan.

REFERENCES

- [1] S. Shuvo, E. Hossain, and Z. R. Khan, "Fixed point implementation of grid tied inverter in digital signal processing controller," *IEEE Access*, vol. 8, pp. 89215–89227, 2020, doi: [10.1109/ACCESS.2020.2993985](https://doi.org/10.1109/ACCESS.2020.2993985).
- [2] Q. Chen, X. Luo, L. Zhang, and S. Quan, "Model predictive control for three-phase four-leg grid-tied inverters," *IEEE Access*, vol. 5, pp. 2834–2841, 2017, doi: [10.1109/ACCESS.2017.2664983](https://doi.org/10.1109/ACCESS.2017.2664983).
- [3] A. Adib, B. Mirafzal, X. Wang, and F. Blaabjerg, "On stability of voltage source inverters in weak grids," *IEEE Access*, vol. 6, pp. 4427–4439, 2018, doi: [10.1109/ACCESS.2017.2788818](https://doi.org/10.1109/ACCESS.2017.2788818).
- [4] A. Ahmad, N. Ullah, N. Ahmed, A. Ibeas, G. Mehdi, J. Herrera, and A. Ali, "Robust control of grid-tied parallel inverters using nonlinear backstepping approach," *IEEE Access*, vol. 7, pp. 111982–111992, 2019, doi: [10.1109/ACCESS.2018.2875030](https://doi.org/10.1109/ACCESS.2018.2875030).
- [5] Q. Zhao, S. Chen, S. Wen, B. Qu, and Y. Ye, "A frequency adaptive PIMR-type repetitive control for a grid-tied inverter," *IEEE Access*, vol. 6, pp. 65418–65428, 2018, doi: [10.1109/ACCESS.2018.2878416](https://doi.org/10.1109/ACCESS.2018.2878416).
- [6] I. S. Mohamed, S. Rovetta, T. D. Do, T. Dragicevic, and A. A. Z. Diab, "A neural-network-based model predictive control of three-phase inverter with an output LC filter," *IEEE Access*, vol. 7, pp. 124737–124749, 2019, doi: [10.1109/ACCESS.2019.2938220](https://doi.org/10.1109/ACCESS.2019.2938220).
- [7] S. Rahman, M. Meraj, A. Iqbal, and L. Ben-Brahim, "Optimized FPGA implementation of PWAM-based control of three—Phase nine—Level quasi impedance source inverter," *IEEE Access*, vol. 7, pp. 137279–137290, 2019, doi: [10.1109/ACCESS.2019.2942210](https://doi.org/10.1109/ACCESS.2019.2942210).
- [8] A. Shawky, M. Ahmed, M. Orabi, and A. E. Aroudi, "Classification of three-phase grid-tied microinverters in photovoltaic applications," *Energies*, vol. 13, no. 11, p. 2929, Jun. 2020.
- [9] A. Shawky, A. Shier, M. Orabi, J. A. Qahouq, and M. Youssef, "A high efficiency single-stage current source inverter for photovoltaic applications," in *Proc. 35th Int. Telecommun. Energy Conf., Smart Power Efficiency*, Hamburg, Germany, Oct. 2013, pp. 1–6.
- [10] R. Hasan, S. Mekhilef, M. S. Seyedmahmoudian, and B. Horan, "Grid-connected isolated PV microinverters: A review," *Renew. Sustain. Energy Rev.*, vol. 67, pp. 1065–1080, Jan. 2017.
- [11] F. E. U. Reis, R. P. Torricio-Bascope, F. L. Tofoli, and L. D. S. Bezerra, "Bidirectional three-level stacked neutral-point-clamped converter for electric vehicle charging stations," *IEEE Access*, vol. 8, pp. 37565–37577, 2020, doi: [10.1109/ACCESS.2020.2976003](https://doi.org/10.1109/ACCESS.2020.2976003).
- [12] C. Chen, H. Zhou, Q. Deng, W. Hu, Y. Yu, X. Lu, and J. Lai, "Modeling and decoupled control of inductive power transfer to implement constant current/voltage charging and ZVS operating for electric vehicles," *IEEE Access*, vol. 6, pp. 59917–59928, 2018, doi: [10.1109/ACCESS.2018.2875413](https://doi.org/10.1109/ACCESS.2018.2875413).
- [13] H. Radwan, M. A. Sayed, T. Takeshita, A. A. Elbaset, and G. Shabib, "Boost inverter topology with high-frequency link transformer for PV grid-tied applications," *IEEE J. Ind. Appl.*, vol. 8, no. 5, pp. 849–856, 2019.
- [14] M. E.-S. Ahmed, M. Orabi, and O. M. AbdelRahim, "Two-stage micro-grid inverter with high-voltage gain for photovoltaic applications," *IET Power Electron.*, vol. 6, no. 9, pp. 1812–1821, 2013.
- [15] R. Hasan, S. Mekhilef, M. Nakaoka, and K. Nishida, "Soft-switching active-clamp flyback microinverter for PV applications," in *Proc. IEEE 2nd Annu. Southern Power Electron. Conf. (SPEC)*, Auckland, New Zealand, Dec. 2016, pp. 1–6, doi: [10.1109/SPEC.2016.7846226](https://doi.org/10.1109/SPEC.2016.7846226).
- [16] R. Hasan and S. Mekhilef, "Highly efficient flyback microinverter for grid-connected rooftop PV system," *Sol. Energy*, vol. 146, pp. 511–522, Apr. 2017.
- [17] R. Hasan and S. Mekhilef, "A resonant double stage flyback microinverter for PV applications," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Tampa, FL, USA, Mar. 2017, pp. 2051–2056, doi: [10.1109/APEC.2017.7930981](https://doi.org/10.1109/APEC.2017.7930981).
- [18] M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. M. Ali, M. Meraj, A. Iqbal, and M. A. Al-Hitmi, "A new single phase single switched-capacitor based nine-level boost inverter topology with reduced switch count and voltage stress," *IEEE Access*, vol. 7, pp. 174178–174188, 2019, doi: [10.1109/ACCESS.2019.2957180](https://doi.org/10.1109/ACCESS.2019.2957180).
- [19] M. D. Siddique, S. Mekhilef, S. Padmanaban, M. A. Memon, and C. Kumar, "Single phase step-up switched-capacitor based multilevel inverter topology with SHEPWM," *IEEE Trans. Ind. Appl.*, early access, Jun. 12, 2020, doi: [10.1109/TIA.2020.3002182](https://doi.org/10.1109/TIA.2020.3002182).
- [20] M. Samizadeh, X. Yang, B. Karami, W. Chen, F. Blaabjerg, and M. Kamranian, "A new topology of switched-capacitor multilevel inverter with eliminating leakage current," *IEEE Access*, vol. 8, pp. 76951–76965, 2020, doi: [10.1109/ACCESS.2020.2983654](https://doi.org/10.1109/ACCESS.2020.2983654).
- [21] M. D. Siddique, B. Alamri, F. A. Salem, M. Orabi, S. Mekhilef, N. M. Shah, N. Sandeep, J. S. Mohamed Ali, A. Iqbal, M. Ahmed, S. S. M. Ghoneim, and M. M. Al-Harhi, "A single DC source nine-level switched-capacitor boost inverter topology with reduced switch count," *IEEE Access*, vol. 8, pp. 5840–5851, 2020, doi: [10.1109/ACCESS.2019.2962706](https://doi.org/10.1109/ACCESS.2019.2962706).
- [22] T.-T. Tran, M.-K. Nguyen, T.-D. Duong, J.-H. Choi, Y.-C. Lim, and F. Zare, "A switched-capacitor-voltage-doubler based boost inverter for common-mode voltage reduction," *IEEE Access*, vol. 7, pp. 98618–98629, 2019, doi: [10.1109/ACCESS.2019.2930122](https://doi.org/10.1109/ACCESS.2019.2930122).
- [23] A. Ahmad, R. K. Singh, and A. R. Beig, "Switched-capacitor based modified extended high gain switched boost Z-source inverters," *IEEE Access*, vol. 7, pp. 179918–179928, 2019, doi: [10.1109/ACCESS.2019.2959136](https://doi.org/10.1109/ACCESS.2019.2959136).
- [24] J. Zeng, W. Lin, and J. Liu, "Switched-capacitor-based active-neutral-point-clamped seven-level inverter with natural balance and boost ability," *IEEE Access*, vol. 7, pp. 126889–126896, 2019, doi: [10.1109/ACCESS.2019.2927351](https://doi.org/10.1109/ACCESS.2019.2927351).
- [25] A. Bakeer, M. A. Ismeil, and M. Orabi, "A powerful finite control set-model predictive control algorithm for quasi Z-source inverter," *IEEE Trans. Ind. Informat.*, vol. 12, no. 4, pp. 1371–1379, Aug. 2016.
- [26] M.-K. Nguyen, T.-D. Duong, Y.-C. Lim, J.-H. Choi, D. M. Vilathgamuwa, and G. R. Walker, "DC-link quasi-switched boost inverter with improved PWM strategy and its comparative evaluation," *IEEE Access*, vol. 8, pp. 53857–53867, 2020, doi: [10.1109/ACCESS.2020.2981126](https://doi.org/10.1109/ACCESS.2020.2981126).
- [27] S. Vadi, R. Bayindir, and E. Hossain, "A review of control methods on suppression of 2ω ripple for single-phase quasi-Z-source inverter," *IEEE Access*, vol. 8, pp. 42055–42070, 2020, doi: [10.1109/ACCESS.2020.2976581](https://doi.org/10.1109/ACCESS.2020.2976581).
- [28] D. Shuai and Z. Qianfan, "Analysis and control of current ripples of Z-source inverters," *IEEE Access*, vol. 8, pp. 41220–41228, 2020, doi: [10.1109/ACCESS.2020.2976811](https://doi.org/10.1109/ACCESS.2020.2976811).
- [29] L. Hang, U. Subramaniam, G. Bayrak, H. Moayed, D. Ghaderi, and M. R. Minaz, "Influence of a proposed switching method on reliability and total harmonic distortion of the quasi Z-source inverters," *IEEE Access*, vol. 8, pp. 33088–33100, 2020, doi: [10.1109/ACCESS.2020.2973797](https://doi.org/10.1109/ACCESS.2020.2973797).
- [30] S. S. Lee, "A single-phase single-source 7-level inverter with triple voltage boosting gain," *IEEE Access*, vol. 6, pp. 30005–30011, 2018, doi: [10.1109/ACCESS.2018.2842182](https://doi.org/10.1109/ACCESS.2018.2842182).
- [31] D. Solatiakaran, K. G. Khajeh, and F. Zare, "Output filter design for grid-tied cascaded multi-level inverters based on novel mathematical expressions," *IEEE Access*, vol. 8, pp. 62505–62516, 2020, doi: [10.1109/ACCESS.2020.2984792](https://doi.org/10.1109/ACCESS.2020.2984792).
- [32] P. R. Bana, K. P. Panda, S. Padmanaban, L. Mihet-Popa, G. Panda, and J. Wu, "Closed-loop control and performance evaluation of reduced part count multilevel inverter interfacing grid-connected PV system," *IEEE Access*, vol. 8, pp. 75691–75701, 2020, doi: [10.1109/ACCESS.2020.2987620](https://doi.org/10.1109/ACCESS.2020.2987620).
- [33] A. Sabry, Z. M. Mohammed, F. H. Nordin, N. H. Nik Ali, and A. S. Al-Ogaili, "Single-phase grid-tied transformerless inverter of zero leakage current for PV system," *IEEE Access*, vol. 8, pp. 4361–4371, 2020, doi: [10.1109/ACCESS.2019.2963284](https://doi.org/10.1109/ACCESS.2019.2963284).
- [34] A. Salem, E. M. Ahmed, M. Orabi, and M. Ahmed, "New three-phase symmetrical multilevel voltage source inverter," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 3, pp. 430–442, Sep. 2015.
- [35] S. Jain and V. Agarwal, "A single-stage grid connected inverter topology for solar PV systems with maximum power point tracking," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1928–1940, Sep. 2007.
- [36] U. R. Prasanna and A. K. Rathore, "A novel single-reference six-pulse-modulation (SRSPM) technique-based interleaved high-frequency three-phase inverter for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5547–5556, Dec. 2013.
- [37] C. Cecati, A. Dell'Aquila, and M. Liserre, "A novel three-phase single-stage distributed power inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1226–1233, Sep. 2004.
- [38] A. A. Khan, Y. W. Lu, W. Eberle, L. Wang, U. A. Khan, and H. Cha, "Single-phase split-inductor differential boost inverters," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 107–120, Jan. 2020.

- [39] S. Huang, F. Tang, Z. Xin, Q. Xiao, and P. C. Loh, "Grid-current control of a differential boost inverter with hidden LCL filters," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 889–903, Jan. 2019.
- [40] B. Koushki, A. Safaee, P. Jain, and A. Bakhshai, "Zero voltage switching differential inverters," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Charlotte, NC, USA, Mar. 2015, pp. 1905–1910.
- [41] A. Darwish, D. Holliday, S. Ahmed, A. M. Massoud, and B. W. Williams, "A single-stage three-phase inverter based on Cuk converters for PV applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 4, pp. 797–807, Dec. 2014.
- [42] A. Darwish, A. M. Massoud, D. Holliday, S. Ahmed, and B. W. Williams, "Single-stage three-phase differential-mode buck-boost inverters with continuous input current for PV applications," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8218–8236, Dec. 2016.
- [43] R. O. Caceres and I. Barbi, "A boost DC-AC converter: Analysis, design, and experimentation," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 134–141, Jan. 1999.
- [44] S. Mehmami, S. K. Mazumder, and H. Soni, "Modulation scheme for three-phase differential-mode Cuk inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2654–2668, Mar. 2016.
- [45] A. Kulkarni, A. Gupta, and S. K. Mazumder, "Resolving practical design issues in a single-phase grid-connected GaN-FET-based differential-mode inverter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 3734–3751, May 2018.
- [46] A. K. Pati and N. C. Sahoo, "A novel power quality enhancement scheme for three-phase differential boost inverter-based grid-connected photovoltaic system with repetitive and feedback linearizing control," *Int. Trans. Electr. Energy Syst.*, vol. 29, no. 5, p. e2832, May 2019.
- [47] M. S. Diab, A. Elserougi, A. S. Abdel-Khalik, A. M. Massoud, and S. Ahmed, "Modified modulation scheme for photovoltaic fed grid-connected three-phase boost inverter," in *Proc. IECON-39th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2013, pp. 1735–1740.
- [48] M. S. Diab, A. Elserougi, A. M. Massoud, A. S. Abdel-Khalik, and S. Ahmed, "A four-switch three-phase SEPIC-based inverter," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4891–4905, Sep. 2015.
- [49] Y. Wang, A. Darwish, D. Holliday, and B. W. Williams, "Plug-in repetitive control strategy for high-order wide-output range impedance-source converters," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6510–6522, Aug. 2017.
- [50] H. Soni, S. K. Mazumder, A. Gupta, D. Chatterjee, and A. Kulkarni, "Control of isolated differential-mode single- and three-phase Cuk inverters at module level," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8872–8886, Oct. 2018.
- [51] A. Shawky, M. E. Ahmed, and M. Orabi, "Performance analysis of isolated DC-DC converters utilized in three-phase differential inverter," in *Proc. 18th Int. Middle East Power Syst. Conf. (MEPCON)*, Cairo, Egypt, Dec. 2016, pp. 821–826.
- [52] A. Shawky, M. A. Sayed, and T. Takeshita, "Analysis and experimentation of modular differential inverter utilizing SEPIC modules and SIC devices for grid connected applications," *IEEE J. Ind. Appl.*, vol. 9, no. 5, pp. 1–10, Sep. 2020.
- [53] A. Shawky, M. A. Sayed, and T. Takeshita, "Selective harmonic compensation of three phase grid tied SEPIC based differential inverter," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2019, pp. 396–403.
- [54] A. Darwish, S. Alotaibi, and M. A. Elgenedy, "Current-source single-phase module integrated inverters for PV grid-connected applications," *IEEE Access*, vol. 8, pp. 53082–53096, 2020, doi: [10.1109/ACCESS.2020.2981552](https://doi.org/10.1109/ACCESS.2020.2981552).
- [55] M. S. Hassan, A. Abdelhakim, M. Shoyama, J. Imaoka, and G. M. Dousoky, "Three-phase split-source inverter-fed PV systems: Analysis and mitigation of common-mode voltage," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9824–9838, Sep. 2020, doi: [10.1109/TPEL.2020.2971374](https://doi.org/10.1109/TPEL.2020.2971374).
- [56] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Three-phase three-level flying capacitors split-source inverters: Analysis and modulation," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4571–4580, Jun. 2017, doi: [10.1109/TIE.2016.2645501](https://doi.org/10.1109/TIE.2016.2645501).
- [57] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Three-phase split-source inverter (SSI): Analysis and modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7451–7461, Nov. 2016, doi: [10.1109/TPEL.2015.2513204](https://doi.org/10.1109/TPEL.2015.2513204).
- [58] A. Kulkarni, W. Chen, and A. Bazzi, "Implementation of rapid prototyping tools for power loss and cost minimization of DC-DC converters," *Energies*, vol. 9, no. 7, p. 509, Jul. 2016.
- [59] M. Orabi and A. Shawky, "Proposed switching losses model for integrated point-of-load synchronous buck converters," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 5136–5150, Sep. 2015, doi: [10.1109/TPEL.2014.2363760](https://doi.org/10.1109/TPEL.2014.2363760).
- [60] G. Z. Abdelmessih and J. M. Alonso, "Loss analysis for efficiency improvement of the integrated buck-flyback converter for LED driving applications," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, Cincinnati, OH, USA, Oct. 2017, pp. 1–8, doi: [10.1109/IAS.2017.8101801](https://doi.org/10.1109/IAS.2017.8101801).
- [61] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*, 2nd ed. Norwell, MA, USA: Kluwer, 2001.
- [62] A. Hren and P. Slibar, "Full order dynamic model of SEPIC converter," in *Proc. IEEE Int. Symp. Ind. Electron. (ISIE)*, Dubrovnik, Croatia, vol. 2, Jun. 2005, pp. 553–558.
- [63] *Demystifying Type II and Type III Compensators Using OpAmp and OTA for DC/DC Converters*, Texas Instrum., Dallas, TX, USA, Jul. 2014.
- [64] N. Rana, A. Ghosh, and S. Banerjee, "Development of an improved trisite buck-boost converter with optimized type-3 controller," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 1, pp. 400–415, Mar. 2018.
- [65] *Harmonic Current Emissions Guidelines to the Standard EN 61000-3-2*. Accessed: Apr. 6, 2010. [Online]. Available: http://www.epsm.org/PFCver100406_b.pdf



AHMED SHAWKY (Student Member, IEEE) was born in Aswan, Egypt, in 1988. He received the B.Sc. and M.Sc. degrees in electrical engineering from the Faculty of Engineering and Technology, Aswan University, Aswan, in 2010 and 2014, respectively. He was with the Aswan Power Electronic Application Research Center (APEARC), as an Assistant Researcher, in 2010. Since 2011, he has been with the Electrical Engineering Department, as a Lecturer Assistant. He was a Team

Leader with the System Group, in 2012. In 2018, he joined the Nagoya Institute of Technology, Nagoya, Japan, as a Ph.D. Student. He has coauthored a number of publications at DC-DC converters design and DC-AC inverters at grid connected applications. He is a Student Member of the Institute of Electrical Engineers of Japan (IEEJ). He has Reviewed many articles with the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, and *IET Power Electronics*.



TAKAHARU TAKESHITA (Senior Member, IEEE) was born in Aichi, Japan, in August 1959. He received the B.S. and M.S. degrees in electrical engineering from the Nagoya Institute of Technology, Nagoya, Japan, in 1982 and 1984, respectively, and the Ph.D. degree from Nagoya University, Nagoya, in 1990. Since 1991, he has been with the Nagoya Institute of Technology, where he is currently a Full Professor. His research interests include power converters and motor drives. He is a member of the Society of Instrument and Control Engineers (SICE), the Society of Signal Processing Applications and Technology of Japan (SSPATJ), and the Institute of Electrical Engineers of Japan (IEEJ).



MAHMOUD A. SAYED (Senior Member, IEEE) was born in Qena, Egypt, in 1974. He received the B.Sc. and M.Sc. degrees in electrical engineering from Minia University, Egypt, in 1997 and 2001, respectively, and the Ph.D. degree from the Nagoya Institute of Technology, Nagoya, Japan, in 2010. Since 1999, he has been with the Department of Electrical Engineering, Faculty of Energy Engineering, Aswan University, Aswan, Egypt, first as an Administrator and since 2001, as a Lecturer. Since 2010, he has been with the Faculty of Engineering, South Valley University, Qena, Egypt, first as an Assistant Professor and since 2015, as an Associate Professor. His research interests include PWM techniques for bidirectional ac/dc and direct ac/ac converters, modular multilevel converters (MMxC), machine drives for electrical vehicles applications, in addition to renewable energy applications and machine drives. He is the IEEE Power Electronics and Industry Application Societies.

• • •