

Received July 5, 2020, accepted July 12, 2020, date of publication July 15, 2020, date of current version July 24, 2020. Digital Object Identifier 10.1109/ACCESS.2020.3009320

# A Novel Impedance-Network-Based **Electric Spring**

# GUIDONG ZHANG<sup>1</sup>, (Member, IEEE), ZIYANG WU<sup>1</sup>, SAMSON SHENGLONG YU<sup>D2</sup>, (Member, IEEE), AND YUN ZHANG<sup>D1</sup>

<sup>1</sup>School of Automation, Guangdong University of Technology, Guangzhou 510006, China <sup>2</sup>School of Engineering, Deakin University, Geelong, VIC 3216, Australia

Corresponding author: Samson Shenglong Yu (s.yu@ieee.org)

This work was supported in part by the National Natural Science Foundation of China under Grant 51907032, in part by the Natural Science Foundation of Guangdong Province under Grant 2018A030313365, and in part by the Science and Technology Planning Project of Guangzhou under Grant 201804010310.

**ABSTRACT** An electric spring (ES) can well maintain the balance between supply and demand to compensate for the intermittent nature of small-scale renewable energy resources (RES). Despite its popularity, the second generation of ES (ES-2) is deemed to have a few practical problems. The most conspicuous one is the requirement of accurate dead-time control is in the ES circuit to avoid bridge shoot-through problem, which is necessitated by the series-connection of multiple voltage sources and/or converters to realize a wide voltage range. This however could cause output voltage waveform distortions. In this study, inspired by the Z-source network structure, we propose a novel ES topology with a specifically designed impedance network, i.e., an impedance-network-based (i.e., a network of passive devices such as inductors and capacitors) ES (IN-ES), which intrinsically has a wide voltage range and is immune to the bridge shoot-through issue (i.e., switch tubes on the same bridge arm of the inverter are turned ON/OFF at the same time). Detailed theoretical derivation, simulation and experimentation are conducted in this study, which verify the unique advantageous features of the proposed IN-ES, demonstrating a wide voltage operation range, undistorted waveforms and safe operations.

**INDEX TERMS** Impedance-network-based electric spring, novel ES structure, bridge shoot-through, terminal voltage control.

Ir

Filtered inductor current of inverter

# NOMENCI ATUDI

| TOME  | ACLATORE                                      | Ls                   |                                      |
|---|---|----------------------|--------------------------------------|
| $V_{\rm in}$  | DC input voltage of ESs                       | Ies                  | Current through non-critical load    |
| $L_{\rm s}$   | Inverter filter inductor                      | $V_{C_1}$            | Voltage across DC side capacitance   |
| $C_{\rm s}$   | The penalty function                          | $V_{\rm p}$          | Voltage across the inverter bridge   |
| $V_{\sigma}$  | Voltage of emulated power grid                | $E_{C_{s}}$          | Capacitor stores energy              |
| Zline   | Line impedance of emulated power grid         | $I_{\mathrm{i}}$     | Equivalent current source current    |
| rline   | Line resistance of emulated power grid        | Р                    | Inverter AC side output power        |
| Xline   | Inductive reactance of DC emulated power grid | $V_{\rm s-ref}$      | Nominal terminal voltage             |
| Ves   | Compensation voltage of ESs                   | $V_{\rm dc-load}$    | DC load voltage                      |
| $V_{\rm nc}$  | Voltage across non-critical load              | $V_{L_1}, V_{L_2}$   | Voltage of inductors $L_1$ and $L_2$ |
| $V_R$   | Resistance voltage of non-critical load       | $I_{L_1}, I_{L_2}$   | Current of inductors $L_1$ and $L_2$ |
| $V_L$   | Reactance voltage of non-critical load        | I <sub>dc-load</sub> | Current of DC Load                   |
| $Z_{nc}$  | Non-critical load                             | $i_{C_1}$            | Current of capacitor $C_1$           |
| $Z_{c}$   | Critical load                                 | $R_{\rm dc-load}$    | Resistance of DC Load                |
| $V_{\rm c}$   | Voltage across critical load                  | $V_{\rm CE}$         | IGBT turn-on voltage drop            |
| ·   | e   | $P_D$                | Diode power loss                     |
|   |   | $P_{r_L}$            | Inductor power loss                  |
|   |   | $P_{r_c}$            | Capacitor power loss                 |
| The associate editor coordinating the review of this manuscript and |   | $P_{\rm Loss}$       | Total power loss of the IN-ES        |
| pproving it for publication was Zhilei Yao <sup>(D)</sup> .         |   | $P_{\rm S}$          | IGBT power loss                      |

approving it for publication was Zhilei Yao<sup>10</sup>.  $P_S$ 

| RES   | Renewable energy resources              |
|-------|---|
| SBI   | Switched boost inverter                 |
| PLL   | Phase lock loop                         |
| IN-ES | Impedance-network-based electric spring |
| ESR   | Equivalent series resistance            |
| RMS   | Root mean square                        |

# I. INTRODUCTION

In recent years, renewable energy resources such as wind and solar have been widely recognized as a favorable alternative to mineral-based energy resources, due to their environmentally friendliness and inexhaustible availability [1], [2]. Enabled by the rapid development of power electronics technology, which reduces the side effects of their intermittent nature, an increasing amount of RESs are being integrated with the power grid. However, this new energy industry is facing many problems and obstacles. For instance, the low efficiency of renewable energy power generation is currently the main problem restraining its development. In addition, renewable energy power generation would cause energy waste due to its poor power quality. Both problems are mainly caused by the intermittency of wind and solar RESs, which makes heavily RES-integrated grids difficult to balance load demands and power supply. One of the traditional solutions is to mitigate this problem by employing demand-side energy management techniques such as energy storage [3], real-time pricing [4], [5], load scheduling [6]-[8] and direct on-off load control [9].

In 2012, researchers proposed a novel hardware-based demand-side energy management strategy, i.e., the electric spring, trying to tackle the same problem. The invented ESs are able to reduce voltage and frequency fluctuations [10]–[12], improve power quality [12], [13], enhance demand-side energy management of the power grid [14], and diminish energy imbalance in built environments [15]. To date, three versions of ES have been proposed. The first generation of ES (ES-1) includes capacitors and power inverters as shown in Fig. 1(a) [16], which collectively can provide reactive power regulation to non-critical loads (i.e., loads that can work under a certain range of voltage levels) connected in series with the ES. The second generation of ES (ES-2) is also connected in series with non-critical loads as shown in Fig. 1(b), where ES-2 replaces the capacitor in ES-1 with a battery storage system [17], which makes it possible to compensate both active and reactive power. The third generation of ES (ES-B2B) consists of two half-bridge back-to-back converters as shown in Fig. 1(c), which, in addition to ES-2's functions, can extract power from the power grid [18].

The above-mentioned ES structures have been experimentally proven to be able to maintain the supply and demand balance in RES-integrated power systems. However, the DC side of the most popular ES-2 requires a high DC voltage to achieve a wide range of voltage compensation and operate in an environment with electromagnetic interference, causing shoot-through of inverter bridges and subsequent damages.



FIGURE 1. Schematics of electric springs: (a) ES-1; (b) ES-2; (c) ES-B2B (third generation); and (d) the proposed IN-ES.

To achieve a high DC voltage for ES-2, traditionally, a number of batteries or boost converters are employed and installed on the DC side to increase the DC voltage, thereby increasing the output voltage of the ES-2. High voltage gain boost converters may also be used, which can be achieved using various methods, e.g., [19] and [20]. However, using the above methods to increase the DC side voltage of ES may result in shoot-through of the inverter bridge. The traditional solution is to insert a dead-time in the drive signal to avoid shoot-through of the inverter bridge, but the insertion of the dead-time control will cause the distortion of the output voltage waveform [21], [22].

To solve the problems in the existing ES structures, expanding from the design ideas from [23]-[26]. In this paper, we propose a novel impedance-network-based ES, as shown in Fig.1(d), and the IN-ES topology is analyzed with reference to the analytical methods of quasi Z-source inverter topologies in [27]-[29]. The impedance network resembles a quasi-Z-network, which is connected to the DC side of the existing inverter. Compared with the second generation of electric spring, the proposed IN-ES is able to boost the DC side input voltage by the introduced impedance network and avoid the loss caused by the two-stage converter, which can easily achieve a wide range of voltage compensation with a lower DC input voltage. It does not need many batteries or boost converters to be installed on the DC side. So the size of the battery can be reduced, which attests cost-effectiveness. In other words, the function of a wide output range facilitates the design of power supply systems to achieve small size and low costs. In addition, with the specifically designed inductor in the IN-ES, inverter bridges are immune to shoot-through issues, which therefore does not require the conventional dead-time control, thus preventing waveform distortion of the output voltage. The IN-ES can also increase system stability. In conclusion, the proposed IN-ES with the quasi-Z-network has high engineering and application values. To verify the efficacy of the proposed IN-ES structure, theoretical analyses, software simulation and hardware experimentation are conducted in this study, and the results agree well with the expected features of the proposed IN-ES.

The rest of the paper is organized as follows. In Section II, the topology, working principle and operation modes of the proposed IN-ES are illustrated, which is followed by the closed-loop control design in Section III. Simulation and experimentation are reported in Sections IV and V, respectively. Finally, this paper concludes in Section VI.

# II. THE PROPOSED IN-ES

This section explains the topology, working principle and operation modes of the proposed IN-ES, and its superiority over its conventional counterparts.

# A. TOPOLOGY OF IN-ES

As briefly mentioned in the introduction, typical topologies of existing ESs include half-bridge inverter, a full-bridge inverter, and a three-phase inverter. The ES-1 has the advantage of a simple structure and easy implementation, but it can only provide reactive power compensation [30]. With battery storage system, ES-2 has the capability to provide both active and reactive power compensation, which has been widely used for voltage stabilization and power factor correction [31]. The back-to-back converter topology enables ES-B2B to connect to the electric grid, and export and import electric power to and from the grid. In addition to active and reactive power compensation, ES-B2B can also suppress harmonics, improving power quality [18].



FIGURE 2. Schematic of SBI (Z: AC Load).



FIGURE 3. Application of SBI as ES in power grid and its equivalent model.

A switched boost inverter (SBI) that provides power to AC load is shown in Fig. 2. The SBI as ES application circuit with power grid and the equivalent model are shown in Fig. 3, it can be clearly seen that the voltage of the DC-side boost capacitor at this time may be disturbed by the energy rectified from the backward power flow of AC inverter bridge, causing the capacitor  $V_{C_1}$  damaged and then further make the boost converter failed. The circuit of the proposed IN-ES connected with power grid is shown as Fig. 4, which couples a switch-boost quasi-Z-network and DC load. The DC load will pave an energy path for bidirectional energy consumption at the boost stage, and further for grid terminal voltage control. When the critical load voltage is unstable, the proposed IN-ES will boost DC input voltage Vin to compensate for active or reactive power of the power grid, which will stabilize the critical load  $Z_c$  voltage.

TABLE 1 summarizes the advantages and disadvantages of the proposed IN-ES and the existing ESs.

#### TABLE 1. Advantages and disadvantages of ESs.

| Topology | Advantage  | Disadvantage  |
|----------|--|---|
| ES-1     | Low cost, small volume                                 | Bridge cannot shoot-through                             |
| ES-2     | Compensation for active and reactive power             | Large volume and high cost, bridge cannot shoot-through |
| ES-B2B   | Wide range of voltage regulation                       | Bridge cannot shoot-through                             |
| IN-ES    | Wide range of voltage regulation, bridge shoot-through | DC power loss   |



**FIGURE 4.** Circuit of the proposed IN-ES ( $Z_c$ : critical load, and  $V_c$ : voltage across the critical load, i.e., loads that need to work at a constant voltage).



FIGURE 5. Equivalent circuit of the proposed IN-ES in shoot-through state.

#### **B. OPERATING PRINCIPLE**

The proposed IN-ES has two operational states, as shown in Figs. 5 and 6, where the dotted line represents line disconnection. Fig. 5 shows the equivalent circuit with shoot-through state, and Fig. 6 depicts the equivalent circuit in the non-shoot-through state, where  $L_1 = L_2$ .

As shown the shoot-through state time (last  $T_0$ ) of the proposed IN-ES in Fig. 5, the diodes  $D_1$ ,  $D_2$  and switch  $S_0$  are on, the diodes  $D_0$ ,  $D_3$  and  $D_4$  are off. At the same time, current flows from capacitor  $C_1$  to inductor, load and shoot-through switch  $S_0$ , and the corresponding equations for the shoot-through state are

$$-V_{C_1} + V_{L_1} = -V_{C_1} + V_{L_2} = 0,$$
  

$$V_{p} = 0.$$
(1)

$$\begin{cases} I_{L_1} = I_{L_2}, \\ i_{C_1} = I_{L_1} + I_{L_2} + I_{dc-load} = 2I_{L_1} + I_{dc-load}. \end{cases}$$
(2)



FIGURE 6. Equivalent circuit of non-shoot-through state of the proposed IN-ES.

According to (1), we have

$$\begin{cases} V_{C_1} = V_{L_1} = V_{L_2}, \\ V_{p} = 0. \end{cases}$$
(3)

When it works in the non-shoot-through state as shown in Fig. 6, during the non-shoot-through time  $T_1$ ,  $D_0$ ,  $D_3$  and  $D_4$  are on, while  $D_1$ ,  $D_2$  and  $S_0$  are off. Similarly, current flows from voltage source  $V_{in}$  and inductors  $L_1$  and  $L_2$  to capacitor  $C_1$  and the load, which results in equations as

$$-V_{\rm in} + V_{L_1} + V_{L_2} + V_{C_1} = 0,$$

$$V_{\rm p} = V_{C_1}.$$
(4)

$$I_{L_1} = I_{L_2},$$
  

$$i_{C_1} = I_{L_1} - I_{dc-load} - I_i = I_{L_2} - I_{dc-load} - I_i.$$
(5)

The switching interval between these two states is negligible, and thus one can assume voltage of inductors  $L_1$  and  $L_2$ , namely  $V_{L_1}$  and  $V_{L_2}$  are approximately equal, and one has

$$\begin{cases} V_{L_1} = \frac{V_{\rm in} - V_{C_1}}{2}, \\ V_{\rm p} = V_{C_1}. \end{cases}$$
(6)

The above two states operate alternatively during one switching period, i.e.,  $T = T_0 + T_1$ . According to the volt-second balance and ampere-second balance principle, we have

$$V_{L_1} = \bar{v}_{L_1} = \frac{T_0 V_{C_1} + \frac{1}{2} T_1 \left( V_{\text{in}} - V_{C_1} \right)}{T}$$
  
= 0. (7)

$$(I_{L_1} - I_{dc-load} - I_i) T_1 = (2I_{L_1} + I_{dc-load}) T_0.$$
(8)

If shoot-through duty ratio is

$$d = \frac{T_0}{T},$$

then we can have

$$dV_{C_1} + \frac{1}{2} (1 - d) \left( V_{\text{in}} - V_{C_1} \right) = 0,$$
  

$$\Rightarrow V_{C_1} = \frac{1 - d}{1 - 3d} \cdot V_{\text{in}}.$$
(10)

$$I_{L_1} = I_{L_2} = \frac{(1-d)I_{\rm i} + dI_{\rm dc-load}}{1-3d}.$$
 (11)

The DC link voltage through the inverter bridge can be expressed as

$$V_{\rm p} = V_{C_1} = V_{\rm dc-load} = BV_{\rm in}, \tag{12}$$

where

$$B = \frac{1 - d}{1 - 3d}.$$
 (13)

The peak voltage can then be obtained as the boost factor due to the shoot-through state, and the peak voltage is

$$\hat{V}_{\rm ac} = V_{\rm es} = MBV_{\rm in}.\tag{14}$$

In Figs. 1(a)-(d), the grid reactive power is compensated by capacitor  $C_s$ , whose stored energy can be expressed as

$$E_{C_{\rm s}} = \frac{1}{2} C_{\rm s} V_{\rm es}^2,$$
 (15)

where  $V_{\rm es}$  is the voltage across capacitor  $C_{\rm s}$ .

According to (14), the magnitude of voltage  $V_{\rm es}$  can be controlled by the modulation ratio M and the shoot-through boost factor B. Under the condition that the rated voltage of the capacitor  $C_{\rm s}$  is not exceeded, according to (15), the energy stored in capacitor  $C_{\rm s}$  can be increased by changing modulation ratio M and shoot-through boost factor B, thus enhancing the reactive power compensation capacity of the  $C_{\rm s}$ . This theoretical analysis justifies the superiority of the proposed IN-ES over traditional ES structures and can provide a wider range of voltage control through reactive power compensation, owing to the controllable capacitor energy.

According to the aforementioned analyses, the DC link voltage of the inverter can be derived from the capacitor voltage  $V_{C_1}$ , and the DC link output power equals the capacitor's output power. In terms of the power constant principle, one can get

$$P = V_{\rm p}I_{\rm i} = V_{C_1}I_{\rm i} = V_{\rm es}\sin(\omega t) I_{L_{\rm s}}\sin(\omega t + \theta)$$
  
=  $\frac{1}{2}V_{\rm es}I_{L_{\rm s}}\left[\cos(2wt + \theta) - \cos(\theta)\right], \quad (\theta \in [0, 2\pi]),$   
(16)

where *P* is output power at the AC side,  $V_{es}$  is the magnitude of the AC side output voltage and  $I_{Ls}$  is the magnitude of the AC side output current. According to (16), it can be seen that there is a secondary low-frequency pulsation due to the output power of the inverter and the electrical energy provided by the DC side. Therefore, the twice low-frequency ripple also exists on the DC side, i.e.,  $V_{C1}$  and  $V_p$  have twice low-frequency ripples.

#### C. EFFICIENCY ANALYSIS

Parasitic parameters in power electronics circuits can make the actual voltage gain deviate from the theoretical value. In this subsection, the efficiency of the proposed IN-ES converter is investigated. In order to obtain the practical gain, parasitic resistances of the power electronics components used in this study are taken into account. This includes diode forward voltage ( $V_F$ ), diode conduction resistor ( $R_D$ ), winding resistor of inductor ( $R_{LS}$ ), equivalent series resistance of capacitor ( $R_C$ ), the drain-source on-resistance of IGBT ( $R_{CE}$ ), and the turn-on and turn-off time of IGBT denoted as  $t_{on}$ and  $t_{off}$ .

The currents flowing through the diodes can be obtained as

$$i_{D_{0,3,4}} = \begin{cases} I_{L_1}, & \text{Converter non-shoot-through,} \\ 0, & \text{Converter shoot-through,} \end{cases}$$
(17)

and

(9)

$$i_{D_{1,2}} = \begin{cases} I_{L_1}, & \text{Converter shoot-through,} \\ 0, & \text{Converter non-shoot-through,} \end{cases}$$
(18)

and the RMS value and average value of the current of diode can be deduced as

$$I_{D_k(\text{RMS})} = \sqrt{\frac{1}{T}} \int_0^T i_{D_k}^2 dt, \qquad (19)$$

and

$$I_{D_k(AVG)} = \frac{1}{T} \int_0^T i_{D_k} dt.$$
 (20)

The total power loss in diode  $D_k$  ( $0 \le k \le 4$ ) is the summation of the power loss in  $R_D$  and the power loss associated with the voltage source  $V_D$ . Assuming that all diodes are identical, according to (19) and (20), the total power loss of the diodes can be obtained as

$$P_{D} = P_{R_{D_{k}}} + P_{V_{D_{k}}}$$

$$= I_{D_{k(RMS)}}^{2} R_{D_{k}} + V_{F_{D_{k}}} I_{D_{k(AVG)}}$$

$$= (3 - d) R_{D} \left( \frac{(1 - d) \frac{P}{V_{C_{1}}} + \frac{dV_{C_{1}}}{R_{dc-load}}}{1 - 3d} \right)^{2}$$

$$+ (3 - d) V_{F_{D}} \left( \frac{(1 - d) \frac{P}{V_{C_{1}}} + \frac{dV_{C_{1}}}{R_{dc-load}}}{1 - 3d} \right). \quad (21)$$

Total conduction loss in the inductor due to their equivalent series resistance (ESR) is given by

$$P_{r_L} = 2I_{L_{1(\text{RMS})}}^2 R_{LS} = 2R_{LS} \left( \frac{(1-d) \frac{P}{V_{C_1}} + \frac{dV_{C_1}}{R_{\text{dc-load}}}}{1-3d} \right)^2. \quad (22)$$

It can be easily seen from the above analysis that the current flowing through the capacitor can be represented as

$$i_{C_1} = \begin{cases} 2I_{L_1} + I_{dc-load}, & \text{Converter non-shoot-through,} \\ I_{L_1} - I_{dc-load} - I_i, & \text{Converter shoot-through,} \end{cases}$$
(23)

The RMS value of the capacitor current is given by

$$I_{C_{1(\text{RMS})}} = \sqrt{\frac{1}{T}} \int_{0}^{T} i_{C_{1}}^{2} dt$$
  
=  $\sqrt{\frac{1}{T}} \int_{0}^{dT} i_{C_{1}}^{2} dt + \frac{1}{T} \int_{dT}^{T} i_{C_{1}}^{2} dt$   
=  $\sqrt{d(2I_{L_{1}} + I_{\text{dc-load}}) + (1 - d) (I_{L_{1}} - I_{\text{dc-load}} - I_{\text{i}})^{2}}.$   
(24)

The total conduction loss in the buffer capacitors due to their ESRs can be obtained as

$$P_{r_{C}} = I_{C_{1(\text{RMS})}}^{2} R_{C_{1}}$$

$$= \left(\frac{(1-d)(1+4d)\frac{P}{V_{C_{1}}} + d(6-4d)\frac{V_{C_{1}}}{R_{\text{dc-load}}}}{1-3d}\right)^{2} R_{C_{1}}.$$
(25)

It can be easily deduced from the above analysis that the current flowing through the IGBT switch  $S_0$  to  $S_4$  can be obtained as

$$i_{S_0} = \begin{cases} 2I_{L_1}, & \text{Converter shoot-through,} \\ 0, & \text{Converter non-shoot-through,} \end{cases}$$
(26)  
$$i_{S_{1,2,3,4}} = \begin{cases} 2I_{L_1}, & \text{Converter shoot-through,} \\ I_i, & \text{Converter non-shoot-through.} \end{cases}$$
(27)

Hence the RMS value of the currents of the  $S_0$  and  $S_{1,2,3,4}$  can be obtained as

$$I_{S_{0(RMS)}} = \sqrt{\frac{1}{T} \int_{0}^{T} i_{S_{0}}^{2} dt}$$
  
=  $\sqrt{\frac{1}{T} \int_{0}^{dT} (2I_{L_{1}})^{2} dt}$   
=  $\sqrt{4d \left(\frac{(1-d)I_{i} + dI_{dc-load}}{1-3d}\right)^{2}}.$  (28)

$$I_{S_{1,2,3,4(\text{RMS})}} = \sqrt{\frac{1}{T}} \int_{0}^{0} 2i_{S_{1,2,3,4}}^{2} dt$$
  
=  $\sqrt{\frac{1}{T}} \int_{0}^{dT} (2I_{L_{1}})^{2} dt + \frac{1}{T} \int_{dT}^{T} I_{i}^{2} dt$   
=  $\sqrt{4d} \left(\frac{(1-d)I_{i} + dI_{\text{dc-load}}}{1-3d}\right)^{2} + (1-d)I_{i}^{2}.$   
(29)

Considering the switching loss and conduction loss of inverter bridge, the power loss in the IGBT is thus

$$P_{S} = P_{Q_{(\text{con})}} + P_{Q_{(\text{swi})}}$$
$$= 5R_{\text{CE}}I_{S_{0(\text{RMS})}}^{2} + \frac{4V_{\text{CE}}I_{S_{1,2,3,4}(\text{RMS})}(t_{\text{on}} + t_{\text{off}})f}{2}$$

$$+ \frac{V_{\text{CE}}I_{S_{1,2,3,4}(\text{RMS})}(t_{\text{on}} + t_{\text{off}})f_{S_{0}}}{2}$$

$$= 10dR_{CE}\left(\frac{(1-d)\frac{P}{V_{C_{1}}} + \frac{dV_{C_{1}}}{R_{\text{dc-load}}}}{1-3d}\right)^{2}$$

$$+ \frac{\sqrt{2d\left(\frac{(1-d)\frac{P}{V_{C_{1}}} + \frac{dV_{C_{1}}}{R_{\text{dc-load}}}}{1-3d}\right)^{2} + (1-d)\left(\frac{P}{V_{C_{1}}}\right)^{2}}{2}}{V_{\text{CE}}(t_{\text{on}} + t_{\text{off}})(4f + f_{S_{0}}), \qquad (30)}$$

where  $P_{Q_{(con)}}$  and  $P_{Q_{(swi)}}$  are conduction and switching power losses of switches and  $V_{CE}$  is the drain-source voltage of  $S_0$  to  $S_4$  being off. Then the total energy efficiency of the proposed converter can be calculated as,

$$\eta = \frac{P}{P + P_{\text{Loss}}} = \frac{P}{P + P_{rL} + P_{rC} + P_{\text{S}} + P_{D}}.$$
 (31)

Under the same operation conditions, the efficiency curve of IN-ES and converters (a) in [32] following the change in duty cycle are shown in Fig. 7. When the input voltage of IN-ES is  $V_{in} = 15V$  and d = 0.25, the efficiency is 84.31%, and is higher than the converter (a) of [32], which is 81.23%.



FIGURE 7. Efficiency curve of the proposed IN-ES and converter (a) in [32].

### D. OPERATION MODES OF THE PROPOSED IN-ES

The proposed ES structure with a high-step-up ratio and immunity of bridge shoot-through has eight operation modes, which resembles ES-2, i.e., (i) inductive mode, (ii) capacitive mode, (iii) resistive mode, (iv) negative-resistive mode, (v) inductive plus resistive mode, (vi) capacitive plus resistive mode, (vii) inductive plus negative-resistive mode and (viii) capacitive plus negative-resistive mode. This section mainly introduces the voltage regulation function when the proposed IN-ES provides pure reactive power compensation (non-critical load is assumed to be a RL load).

#### 1) VOLTAGE SUPPORT

As shown in Fig. 8, when the mains voltage  $V_{\rm s} = V_{\rm nc} + V_{\rm es}$  is lower than the nominal value  $V_{\rm s-ref}$ , the proposed IN-ES operates in the inductive status, i.e., absorbing reactive power from the grid. The phase of the output voltage  $V_{\rm es}$  leads its current  $I_{\rm es}$  by 90°, as shown in Fig. 8.



FIGURE 8. Relation among electric variables of the proposed IN-ES: Inductive mode.



**FIGURE 9.** Relation among electric variables of the proposed IN-ES: Capacitive mode.

## 2) VOLTAGE SUPPRESSION

As shown in Fig. 9, when terminal voltage is higher than the nominal value, the proposed IN-ES operates in the capacitive mode, and the output voltage  $V_{es}$  of the IN-ES lags its current  $I_{es}$  by 90°. In this mode, IN-ES provides reactive power to the grid to decrease the magnitude of the terminal voltage.

Conclude that the proposed IN-ES can well stabilize the terminal fluctuation voltage both in voltage support and suppression to the nominal value.

# III. CONTROL STRATEGY AND STABILITY ANALYSIS OF THE PROPOSED IN-ES

# A. CONTROL STRATEGY

In order to realize the advanced features of the proposed IN-ES, corresponding control purposes are listed as follow.

1) Control the modulation ratio M and the boost factor B through controlling the switches, so as to extend the voltage regulation range; and

2) Stabilize the terminal voltage at its nominal value.

The control scheme shown in Fig. 10 is established in MATLAB/Simulink to achieve the above control objectives. With the battery storage system (denoted as  $V_{in}$ ), the phase angle of the compensation voltage  $V_{es}$  and the phase angle of the current, namely  $I_{es}$ , flowing through the proposed IN-ES can produce complex power with an arbitrary angle, thereby stabilizing the voltage fluctuations.



FIGURE 10. Control strategy for the proposed IN-ES.

This control scheme uses a single-phase phase lock loop (PLL) to determine the phase angle of  $I_{es}$ , and then changes the phase angle of output voltage in terms of required reactive power compensation. In Fig. 10, driving signals for switches  $S_0 \sim S_4$  are described.

In Fig. 10, a simple boost control method is utilized to achieve the DC side voltage. The method controls the ON and OFF of the DC side switch  $S_0$  while inserting the shoot-through signal into the modulation signal of the traditional SPWM full bridge inverter, and finally balance DC side voltage. Detailed control waveforms is shown in Fig. 11 which is generated from Fig. 10.



**FIGURE 11.** Driving waveforms of switches  $S_0 \sim S_4$ .

# **B. STABILITY ANALYSIS**

Suppose the overall system operates around the steady-state point with a small perturbation. Considering perturbation  $\hat{v}_{in}$ to the nominal input voltage  $V_c$  and  $\hat{d}$  to the nominal duty ratio d, the relationship among state variables of the IN-ES converter impedance network can be expressed as

$$\begin{cases} i_{L_1} = I_{L_1} + \hat{i}_{L_1}, \\ v_{C_1} = V_{C_1} + \hat{v}_{C_1}, \\ v_{\text{in}} = V_{\text{in}} + \hat{v}_{\text{in}}, \\ d = D + \hat{d}. \end{cases}$$
(32)



**FIGURE 12.** Bode plots of the transfer functions  $G_{V_{C_1}}(s)$  of IN-ES.

Since the perturbation of the input voltage  $\hat{v}_{in}$  negligible, the transfer function can be deduced as

$$G_{V_{C_1}}(s) = \frac{b_0 s + b_1}{a_0 s^2 + a_1 s + a_2},$$
(33)

where

$$\begin{cases} b_0 = L_1 (I_i - 2I_{L_1}), \\ b_1 = (1 - 3d) (2V_{C_1} - V_{in}), \\ a_0 = L_1 C_1, \\ a_1 = \frac{L_1 (1 - 2d)}{R_{dc-load}}, \\ a_2 = (1 - 2d) (1 - 3d). \end{cases}$$
(34)

Bode plots of the transfer functions  $G_{V_{C_1}}(s)$  is shown in Fig. 12. It can be seen from the bode diagram that the phase margins of the transfer function are higher than 0, so the IN-ES is a stable system.

The IN-ES output port is represented by a variable voltage source  $V_i$ , then the equivalent *s*-domain circuit diagram of Fig. 13 can be drawn. According to Norton's theorem, we can have

$$\begin{cases} Z_0 = \frac{Z_{\text{line}} Z_c + Z_c Z_{\text{nc}} + Z_{\text{nc}} Z_{\text{line}}}{Z_{\text{line}} + Z_c}, \\ I_0(s) = V_g(s) \frac{Z_c}{Z_{\text{line}} Z_c + Z_c Z_{\text{nc}} + Z_{\text{nc}} Z_{\text{line}}}. \end{cases}$$
(35)

According to the Kirchhoff's laws

$$\begin{cases} sC_{s}V_{es}(s) = I_{L}(s) + \frac{V_{s}(s) - V_{es}(s)}{Z_{nc}}, \\ sL_{s}I_{L}(s) = V_{i}(s) - V_{es}(s), \\ sC_{s}V_{es}(s) = I_{L}(s) + I_{0}(s) - \frac{V_{es}(s)}{Z_{0}}. \end{cases}$$
(36)

According to formula (36)

$$V_{\rm s}(s) = G_1(s) V_{\rm i}(s) + G_2(s) V_{\rm g}(s),$$
 (37)



FIGURE 13. S-domain equivalent model of IN-ES application circuit.

where

$$\begin{cases} G_{1}(s) = \frac{Z_{\text{line}}Z_{\text{c}}}{(Z_{\text{line}} + Z_{\text{line}}) \left(Z_{0}L_{s}C_{s}s^{2} + L_{s}s + Z_{0}\right)}, \\ G_{2}(s) = \frac{Z_{\text{c}} \left(Z_{\text{nc}}L_{s}C_{s}s^{2} + L_{s}s + Z_{\text{nc}}\right)}{(Z_{\text{line}} + Z_{\text{line}}) \left(Z_{0}L_{s}C_{s}s^{2} + L_{s}s + Z_{0}\right)}. \end{cases}$$
(38)

From formulas (35), (37) and (38), the transfer function of the system is

$$G_0(s) = K_{\text{pwm}} \frac{Z_0 - Z_{\text{nc}}}{(Z_{\text{line}} + Z_{\text{line}}) \left( Z_0 L_{\text{s}} C_{\text{s}} s^2 + L_{\text{s}} s + Z_0 \right)}, \quad (39)$$

where  $K_{pwm}$  is the ratio of the DC voltage  $V_p$  of the inverter to the amplitude of the triangular carrier.

The Bode diagram of the transfer function of the system is shown in Fig. 14, and its phase angle margin is higher than zero, hence a stable system. Because the fluctuation of voltage  $V_s$  will affect the stability of the system, in order to achieve a stable operation and improve the dynamic response, a voltage control strategy with a PI controller is used. The expression of the PI controller is

$$G_{\rm PI}(s) = k_{\rm p} + \frac{k_{\rm i}}{s} = 0.1 + 300\frac{1}{s}$$
 (40)

It can be seen from Fig. 14 that the phase angle margin of the system is greatly increased after compensation, so this control strategy can ensure stable operations of the system.

### **IV. SIMULATION STUDY**

In order to verify the effectiveness of the proposed IN-ES, in this section we conduct simulations in MATLAB/Simulink environment, which is compared to the popular ES-2 under different input voltages. Simulation parameters are shown in TABLE 2. The simulation employs the control strategy shown in Fig. 10 to control the circuit in Fig. 4 for verification.



**FIGURE 14.** Bode plot of the control-to-output transfer function of the proposed IN-ES.

#### **TABLE 2.** Simulation parameters.

| Parameters                     | Value   |
|--------------------------------|---|
| Nominal terminal voltage       | $V_{\rm s-ref}$ =220V                                     |
| DC input voltage of IN-ES,     | $V_{in(IN-ES)}$ =100V,                                    |
| ES-2                           | $V_{in(ES-2)} = 140V$                                     |
| Inductance                     | $L_1 = L_2 = 3mH, L_s = 330\mu H$                         |
| Capacitance                    | $C_1 = 2200 \mu \text{F}, C_{\text{s}} = 10 \mu \text{F}$ |
| DC Load                        | $100\Omega$   |
| Noncritical load               | $Z_{\rm nc} = 20 + j31.4\Omega$                           |
| Critical load                  | $Z_{\rm c} = 60\Omega$                                    |
| Line impedance                 | $r_{\text{line}}=2\Omega, x_{\text{line}}=0.69\Omega$     |
| Switching frequency of $S_0$ , | 40kHz, 20kHz  |
| inverter IGBT                  |   |
| Shoot-thought duty             | d = 0.25  |

#### **TABLE 3.** Experimental equipments.

| Equipment          | Туре             |
|--------------------|------------------|
| Oscilloscope       | KEYSIGHT DS9104A |
| Current Probe      | KEYSIGHT 1147A   |
| Differential Probe | Agilent N2790A   |
| DC Power Supply    | KIKUSUI PWR800L  |
| DC Power Supply    | UNI-T UTP3305    |
| AC Power Suppoly   | PCR1000LE        |
| dSPACE             | DS1103           |

As shown in Figs. 15~18, in the simulation, voltage  $V_s$  suddenly changes to 215V or 225V when t = 2s, which is lower or higher than its nominal value 220V. Under this condition, the proposed IN-ES and ES-2 start the control duty at t = 5s. Their control results are plotted in Figs. 15~18, respectively. We can see that the proposed IN-ES and ES-2 are able to regulate  $V_s$  to the nominal value. According to the formula  $V_{es} = MV_{in}$  of the output voltage of the full-bridge inverter, the DC side voltage of



**FIGURE 15.** Terminal voltage  $V_s$  for voltage support (a) ES-2, and (b) the proposed IN-ES.



**FIGURE 16.** Terminal voltage  $V_S$  for voltage suppression: (a) ES-2, and (b) the proposed IN-ES.

the ES-2 needs to be  $95\sqrt{2}V(=134.33V)$ , while the IN-ES only requires 100V to do so, which demonstrates that under the same voltage, the proposed IN-ES has a wider voltage regulation range than the existing ES-2. This agrees well with our previous theoretical analyses.

In addition, as shown in Fig. 19(a), when the proposed IN-ES is not regulating the terminal voltage ( $t = 0 \sim 5$ s), it can provide a constant DC voltage. At t = 5s, the IN-ES starts operating in voltage support mode and the DC side capacitance voltage is 294.5 ± 1V. This fluctuation is caused



**FIGURE 17.** Compensation voltage *V<sub>es</sub>* of the proposed IN-ES in voltage: (a) support mode and (b) suppression mode.



**FIGURE 18.** Compensation voltage V<sub>es</sub> of the proposed ES-2 in voltage (a) support mode and (b) suppression mode.



**FIGURE 19.** Voltage across  $V_{C_1}$ : (a) IN-ES is idle for the first 5 seconds and operates in voltage support mode from 5 to 10 seconds, (b) IN-ES is idle for the first 5 seconds and operates in voltage suppression mode from 5 to 10 seconds.



FIGURE 20. Prototype and experimental setup.

by the output power on the AC side and the turn-on voltage drop of the diode and IGBT transistors. Because the voltage fluctuations sit within the 0.4% range, the IN-ES is considered to be able to provide stable DC voltage while absorbing reactive power from the grid. Similar conclusion can be drawn for IN-ES working in voltage suppression mode as in Fig. 19(b), where the DC side capacitance voltage is 294.5 $\pm$ 1.7V (below 0.6% of the DC component) when IN-ES is providing reactive power to the grid. From the simulation results shown in Figs.  $15\sim19$ , we can see that the proposed IN-ES is able to provide a higher compensation voltage to regulate the terminal voltage to its nominal value, hence a wider voltage control range. It also suggests that the ES-2 is not able to cope with such voltage deviations when the input DC voltage source is 100V. It is thus safe to conclude that the proposed IN-ES has a superior voltage regulation capability over the existing ES-2 for compensating the terminal voltage deviations.

# IEEE Access

# TABLE 4. Experimental parameters.

| Parameters                     | Value   |
|--------------------------------|---|
| Power source                   | $V_{\rm s-ref}$ =30V                                  |
| Input DC voltage of IN-ES,     | $V_{\rm in(IN-ES)}$ =15V,                             |
| ES-2                           | $V_{in(ES-2)}=45V$                                    |
| Inductance                     | $L_1 = L_2 = 3mH, L_s = 330uH$                        |
| Capacitance                    | $C_1$ =2200 $\mu$ F, $C_s$ =10 $\mu$ F                |
| DC load                        | $100\Omega$   |
| Noncritical load               | $Z_{\rm nc}$ =20+ $j$ 31.4 $\Omega$                   |
| Critical load                  | $Z_{\rm c}$ =60 $\Omega$                              |
| Line impedance                 | $r_{\text{line}}=2\Omega, x_{\text{line}}=0.69\Omega$ |
| Switching frequency of $S_0$ , | 40kHz, 20kHz  |
| inverter IGBT                  |   |
| Shoot-through duty             | <i>d</i> =0.25  |

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_5.jpeg)

**FIGURE 21.** Experimental waveforms of ES-2 in (a) voltage support mode and (b) voltage suppression mode.

#### **V. EXPERIMENTAL VERIFICATION**

In order to further verify the validity of the proposed IN-ES, a hardware prototype is established in this paper, which is shown in Fig. 20. The parameters used in the experiment are shown in TABLES 3 and 4 for IN-ES and peripheral devices, respectively.

As shown in Figs. 21(a) and (b), when ES-2 operates in voltage support (inductive) mode, it is able to stabilize the terminal voltage from 28.9V to 30V, and the compensation

![](_page_10_Figure_11.jpeg)

FIGURE 22. Experimental waveform of the proposed IN-ES in voltage (a) support mode and (b) suppression mode.

(b)

![](_page_10_Figure_13.jpeg)

**FIGURE 23.** Magnified results of  $V_{C_1}$  voltage with the proposed IN-ES in: (a) voltage support mode and (b) voltage suppression mode.

voltage  $V_{es}$  of the ES-2 is 16V. Similarly, ES-2 is able to regulate the terminal voltage from 31.1V down to its nominal

value, with the  $V_{es}$  being 14.4V. Through further experiments we know that if the terminal voltage is to be stabilized under  $\pm 1.1V$ , ES-2 requires the DC input voltage to be at least 23V, which is greater than the input voltage, and ES-2 cannot satisfy this condition.

On the other hand, we can see from Figs. 22(a) and (b), the capacitor voltage  $V_{C_1}$  and the inverter bridge DC side voltage  $V_p$  can be increased from 15V to 40V. When the proposed IN-ES regulates the terminal voltage, it is able to stabilize the voltage of critical load at its nominal value 30V. Compared with the traditional ES-2, its DC side voltage only requires 15V, and adjusting the shoot-through duty *d* can further reduce the DC input voltage requirement. According to (16) and the results in Fig. 23, we can observe that when IN-ES conducts voltage control, voltages  $V_{C_1}$  and  $V_p$  have the twice low-frequency ripples. Conclude that IN-ES is superior to ES-2.

### **VI. CONCLUSION**

In this study, we have proposed a novel impedancenetwork-based electric spring structure, and we have conducted thorough analysis, simulation and experimentation, which verified the efficacy of the proposed IN-ES. Unlike previous versions of electric springs, the proposed IN-ES has an additional switch-boost quasi-Z-network to the DC side. Compared with the ES-2, this structure has been proven to be able to reduce the requirement of the DC side voltage level and corresponding requirements for battery system, increase input-to-output voltage ratio, and expand electric spring's voltage compensation range. Furthermore, without needing dead-time control, the proposed IN-ES is intrinsically immune to the inverter bridge shoot-through issue. All these features are absent in the existing ES topologies.

#### REFERENCES

- V. Yaramasu, B. Wu, P. C. Sen, S. Kouro, and M. Narimani, "Highpower wind energy conversion systems: State-of-the-art and emerging technologies," *Proc. IEEE*, vol. 103, no. 5, pp. 740–788, May 2015.
- [2] M. Malinowski, J. I. Leon, and H. Abu-Rub, "Solar photovoltaic and thermal energy systems: Current technology and future trends," *Proc. IEEE*, vol. 105, no. 11, pp. 2132–2146, Nov. 2017.
- [3] H. Bitaraf and S. Rahman, "Reducing curtailed wind energy through energy storage and demand response," *IEEE Trans. Sustain. Energy*, vol. 9, no. 1, pp. 228–236, Jan. 2018.
- [4] M. S. Ahmed, F. E. Bendary, and H. M. M. Moustafa, "Comparative study between: Time of use and real-time pricing using fuzzy technique," *CIRED-Open Access Proc. J.*, vol. 2017, no. 1, pp. 2641–2644, Oct. 2017.
- [5] Y. Chen, G. Ma, and Y. Wang, "Real-time price responding method in distribution network based on smart loads," *J. Eng.*, vol. 2019, no. 16, pp. 1087–1090, Mar. 2019.
- [6] J. Ma, H. Henry Chen, L. Song, and Y. Li, "Residential load scheduling in smart grid: A cost efficiency perspective," *IEEE Trans. Smart Grid*, vol. 7, no. 2, pp. 771–784, Mar. 2016.
- [7] P. Samadi, V. W. S. Wong, and R. Schober, "Load scheduling and power trading in systems with high penetration of renewable energy resources," *IEEE Trans. Smart Grid*, vol. 7, no. 4, pp. 1802–1812, Jul. 2016.
- [8] M.-H. Wang, S. Yan, S.-C. Tan, Z. Xu, and S. Y. Hui, "Decentralized control of DC electric springs for storage reduction in DC microgrids," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4634–4646, May 2020.
- [9] A. Elrayyah, F. Cingoz, and Y. Sozer, "Smart loads management using droop-based control in integrated microgrid systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 3, pp. 1142–1153, Sep. 2017.

- [10] Z. Akhtar, B. Chaudhuri, and S. Y. Ron Hui, "Primary frequency control contribution from smart loads using reactive compensation," *IEEE Trans. Smart Grid*, vol. 6, no. 5, pp. 2356–2365, Sep. 2015.
- [11] Q. Wang, M. Cheng, Z. Chen, and Z. Wang, "Steady-state analysis of electric springs with a novel  $\delta$  control," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 7159–7169, Dec. 2015.
- [12] J. Chen, S. Yan, T. Yang, S.-C. Tan, and S. Y. Hui, "Practical evaluation of droop and consensus control of distributed electric springs for both voltage and frequency regulation in microgrid," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6947–6959, Jul. 2019.
- [13] M.-H. Wang, Y. He, T. Yang, Y. Jia, and Z. Xu, "Cascaded voltage control for electric springs with DC-link film capacitors," *IEEE J. Emerg. Sel. Topics Power Electron.*, early access, Dec. 25, 2020, doi: 10.1109/JESTPE.2019.2962238.
- [14] C. K. Lee and S. Y. R. Hui, "Reduction of energy storage requirements in future smart grid using electric springs," *IEEE Trans. Smart Grid*, vol. 4, no. 3, pp. 1282–1288, Sep. 2013.
- [15] M.-H. Wang, T.-B. Yang, S.-C. Tan, and S. Y. Hui, "Hybrid electric springs for grid-tied power control and storage reduction in AC microgrids," *IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3214–3225, Apr. 2019.
- [16] S.-Y. Hui, C.-K. Lee, and F.-F. Wu, "Electric springs—A new smart grid technology," *IEEE Trans. Smart Grid*, vol. 3, no. 3, pp. 1552–1561, Sep. 2012.
- [17] S.-C. Tan, C. K. Lee, and S. Y. Hui, "General steady-state analysis and control principle of electric springs with active and reactive power compensations," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3958–3969, Aug. 2013.
- [18] S. Yan, C.-K. Lee, T. Yang, K.-T. Mok, S.-C. Tan, B. Chaudhuri, and S. Y. R. Hui, "Extending the operating range of electric spring using Back-To-Back converter: Hardware implementation and control," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5171–5179, Jul. 2017.
- [19] B. Zhu, F. Ding, and D. M. Vilathgamuwa, "Coat circuits for DC–DC converters to improve voltage conversion ratio," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3679–3687, Apr. 2020.
- [20] G. Zhang, H. Ho-Ching Iu, B. Zhang, Z. Li, T. Fernando, S.-Z. Chen, and Y. Zhang, "An impedance network boost converter with a high-voltage gain," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6661–6665, Sep. 2017.
- [21] K. Xia, Y. Tian, J. Lu, Y. Ge, and C. Bi, "No dead-time modulation algorithm for an off-grid inverter based on h6 topology," *IET Power Electron.*, vol. 11, no. 3, pp. 576–584, Mar. 2018.
- [22] F. Chierchie, E. E. Paolini, and L. Stefanazzi, "Dead-time distortion shaping," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 53–63, Jan. 2019.
- [23] G. Zhang, Z. Li, B. Zhang, and W. A. Halang, "Power electronics converters: Past, present and future," *Renew. Sustain. Energy Rev.*, vol. 81, pp. 2028–2044, Jan. 2018.
- [24] D. Ma, W. Chen, L. Shu, X. Qu, X. Zhan, and Z. Liu, "A multiport power electronic transformer based on modular multilevel converter and mixedfrequency modulation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 7, pp. 1284–1288, Jul. 2020.
- [25] L. Zhao, J. Chen, T. Chen, Y. Shi, Z. Fan, and Z. Zhuang, "Zero-voltage and Zero-Current-Switching Dual-Transformer-Based full-bridge converter with current doubler rectifier," *IEEE Trans. Power Electron.*, early access, May 25, 2020, doi: 10.1109/TPEL.2020.2997017.
- [26] G. Zhang, J. Yuan, S. S. Yu, N. Zhang, Y. Wang, and Y. Zhang, "Advanced four-mode-modulation-based four-switch non-inverting buckboost converter with extra operation zone," *IET Power Electron.*, 2020, doi: 10.1049/iet-pel.2019.1540.
- [27] M. A. Qureshi, I. Ahmad, and M. F. Munir, "Double integral sliding mode control of continuous gain four quadrant Quasi-Z-Source converter," *IEEE Access*, vol. 6, pp. 77785–77795, 2018.
- [28] J. Liu, J. Wu, J. Qiu, and J. Zeng, "Switched Z-Source/Quasi-Z-Source DC-DC converters with reduced passive components for photovoltaic systems," *IEEE Access*, vol. 7, pp. 40893–40903, 2019.
- [29] A. Ahmad, R. K. Singh, and A. R. Beig, "Switched-capacitor based modified extended high gain switched boost Z-Source inverters," *IEEE Access*, vol. 7, pp. 179918–179928, 2019.
- [30] C. K. Lee, N. R. Chaudhuri, B. Chaudhuri, and S. Y. R. Hui, "Droop control of distributed electric springs for stabilizing future power grid," *IEEE Trans. Smart Grid*, vol. 4, no. 3, pp. 1558–1566, Sep. 2013.
- [31] J. Soni and S. K. Panda, "Electric spring for voltage and power stability and power factor correction," *IEEE Trans. Ind. Appl.*, vol. 53, no. 4, pp. 3871–3879, Jul. 2017.

# **IEEE**Access

[32] M.-K. Nguyen, Y.-C. Lim, and J.-H. Choi, "Two switched-inductor quasi-Z-source inverters," *IET Power Electron.*, vol. 5, no. 7, pp. 1017–1025, Aug. 2012.

![](_page_12_Picture_3.jpeg)

**GUIDONG ZHANG** (Member, IEEE) was born in Guangdong, China, in 1986. He received the B.Sc. degree and two Ph.D. degrees from the Xi'an University of Technology, South China University of Technology, and FernUniversität, Hagen, in 2008, 2014, and 2015, respectively. He is currently an Associate Professor with School of Automation, Guangdong University of Technology, Guangzhou.

His research interests include power electronics topology and their applications.

![](_page_12_Picture_6.jpeg)

**SAMSON SHENGLONG YU** (Member, IEEE) received the master's degree (Hons.) in electrical and electronic engineering and the Ph.D. degree in electrical power engineering from the University of Western Australia (UWA), Perth, Western Australia, Australia, in 2014 and 2017, respectively. From 2017 to 2019, he served as Postdoctoral Research Fellow at UWA. He is currently an Assistant Professor with Deakin University, Melbourne, VIC, Australia. His research interests

include power system analysis, renewable energy integration and forecasting, power electronics, and its applications and control.

Dr. Yu received first and second Best Paper Awards in IEEE Australia Paper Competition, in 2016 and 2017, the Best Reviewer Award for the IEEE TRANSACTIONS ON SMART GRID in 2018, and Featured Article in *Chaos—An Interdisciplinary Journal for Nonlinear Science*, in 2019.

![](_page_12_Picture_10.jpeg)

**ZIYANG WU** was born in Guangdong, China, in 1996. He received the B.Sc. degree in electrical engineering from the Guangdong University of Technology, Guangzhou, China, in 2018, where he is currently pursuing the M.Sc. degree in electrical engineering with the School of Automation. His current research interests include power

electronics topology and their applications.

![](_page_12_Picture_13.jpeg)

**YUN ZHANG** received the B.Sc. and M.Sc. degrees in automatic engineering from Hunan University, Changsha, China, in 1982 and 1986, respectively, and the Ph.D. degree in automatic engineering from the South China University of Technology, Guangzhou, China, in 1998.

He is currently a Professor with the School of Automation, Guangdong University of Technology, Guangzhou. His current research interests include intelligent control systems, network systems, and signal processing.