

Received February 29, 2020, accepted March 10, 2020, date of publication March 12, 2020, date of current version April 7, 2020. *Digital Object Identifier 10.1109/ACCESS.2020.2980376*

A Novel Decision Feedback Equalization Structure for Nonlinear High-Speed Links

XI[U](https://orcid.org/0000-0001-7266-5579)QIN CHU^{®1}, (Senior Membe[r, IE](https://orcid.org/0000-0002-1202-2472)EE), [WEN](https://orcid.org/0000-0002-9777-5798)WU WAN[G](https://orcid.org/0000-0002-7112-1657)^{®[1](https://orcid.org/0000-0002-3910-438X)}, JUN WANG^{®1}, FENG WU^{®2}, YUHUAN LUO^{to [1](https://orcid.org/0000-0002-1934-6453)}, WENT[I](https://orcid.org/0000-0001-8140-0636)NG GUO^{to 1}, NA LI^{to 1}, AND YUSHAN LI^{to 1}

¹Key Laboratory of High Speed Circuit Design and EMC Ministry of Education, Xidian University, Xi'an 710071, China 2 Intel Corporation, Shanghai 201100, China

Corresponding authors: Xiuqin Chu (xqchu@mail.xidian.edu.cn) and Jun Wang (wangjun313@xidian.edu.cn)

This work was supported in part by the Intel Corporation, in part by the National Natural Science Foundation of China under Grant 6187145 and Grant 61901331, and in part by the China Postdoctoral Science Foundation under Grant 2019M653550.

ABSTRACT As the degree of nonlinearity in high-speed links becomes more and more serious, traditional decision feedback equalization (DFE) which is based on linear time-invariant assumption can no longer eliminate the inter-symbol interference effectively. In this paper, the shortcomings of traditional DFE structure for nonlinear high-speed links are first analyzed. Then, the multi-bit response (MBR) method is proposed to accurately construct the bit stream responses of the nonlinear high-speed links. Lastly, a novel DFE structure based on the MBR method is presented to improve the signal quality of the nonlinear high-speed links. The accuracy of the proposed method is verified by the simulation based on a nonlinear high-speed link model. Compared with traditional DFE, the proposed DFE structure can significantly improve the signal quality of the nonlinear high-speed links. As the degree of nonlinearity increases, the advantage of the proposed DFE becomes more prominent.

INDEX TERMS Decision feedback equalization (DFE), inter-symbol interference (ISI), multi-bit response, nonlinearity, signal integrity.

I. INTRODUCTION

As the data rate in high-speed links continuously increases, signal integrity (SI) becomes a challenging problem in realworld applications. Without good SI design, the high-speed links may not function properly [1], [2].

The eye diagrams at the receiver side of an actual highspeed link under different data rates are shown in Fig. 1, which are obtained by transient simulations. It can be seen from Fig. 1(a) that the link has a very good performance when the data rate is 1 Gb/s. However, the eye diagram is closed when the data rate is increased to 32 Gb/s for the same channel, as shown in Fig. 1(b). Various equalization techniques are widely used to compensate the signal distortion induced by the channel [3], [4], which can significantly improve the performance of the high-speed links. Equalization can significantly improve signal quality. Fig. 1(c) shows the eye diagram of the received signal after continuous-time linear equalization (CTLE), which is much better than Fig. 1(b). When the received signal goes through CTLE and decision

The associate editor coordinating the rev[iew](https://orcid.org/0000-0002-9274-0182) of this manuscript and approving it for publication was Woorham Bae^D.

FIGURE 1. Eye diagram of an actual high-speed link at the receiver in different conditions. (a) 1 Gbps without EQ; (b) 32 Gbps without EQ; (c) 32 Gbps with CTLE; (d) 32 Gbps with CTLE+DFE.

feedback equalization (DFE), the eye diagram is completely opened, as shown in Fig. 1(d).

Typically, equalization is performed on the transmitter side and receiver side to flatten the frequency response of the channel and remove inter-symbol interference (ISI). A finite impulse response (FIR) filter is usually used for transmitter equalization because it is easy to implement at high speed [5]. A feed forward equalizer (FFE), which is basically similar to FIR, is widely used at the transmitter. FFE uses the waveform itself to correct the received signal without involving the logic decision. On the receiver side, CTLE is often used to flatten the channel response by amplifying the high frequency response according to its transfer function. However, it can also amplify the noise and crosstalk.

Compared to these linear equalization techniques, DFE is a nonlinear equalizer which has been widely used at the receiver to eliminate ISI due to loss and reflection [6]–[14]. The basic idea of DFE is to eliminate the ISI components by subtracting the interference on the currently received symbol from the previous symbols. The DFE's tap weight coefficients demonstrate the ISI contribution from previous bits. The currently received signal is summed with the previous bits multiplied by the tap weight coefficients to get the equalized output. Since the equalization process relies on logic decisions of previous bits, the DFE may have error propagation if the previous bits are wrongly determined. Therefore, DFE is generally used together with CTLE in the link when the loss of the channel is very large. The signal passes through CTLE firstly to avoid the occurrence of error propagation.

When the system meets the linear time-invariant (LTI) assumption, the response of input bit patterns can be constructed by the shifted SBR of the system. As a result, the ISI can be removed by DFE whose tap coefficients are determined by SBR [15], [16]. However, when the system is not LTI or cannot be approximated as LTI, SBR can no longer be used to accurately construct the system response. Then the equalizer in which the tap coefficients are determined by SBR cannot produce an ideal equalization effect.

With the increase of the data rates, the nonlinear behavior of the high-speed links gets more and more serious [17]. For example, there are saturation characteristics of active components, such as driver, re-driver and CTLE, in which the linear relationship between input and output is no longer satisfied [18], [19]. In addition, due to the application of active termination, the output impedance of the transmitter is a variable value. For the purpose of reducing power consumption, the output impedance of the transmitter is often designed as a variable value during the output level transit from '0' to '1' or from '1' to '0' [20], [21]. All these nonlinear factors are inconsistent with LTI hypothesis. Traditional DFE equalization technology does not consider the nonlinear factors and has a limited capability for the systems with serious nonlinear behaviors. In this paper, a novel DFE equalization structure is proposed, in which the non-LTI characteristics are taken into account.

The rest of this paper is organized as follows. In Section II, the algorithm of how to construct the response to an arbitrary bit pattern based on SBR is introduced. The traditional DFE

FIGURE 2. Construct the response for input bit pattern through SBR.

structure based on SBR is given and the equalization effects for linear and nonlinear links are compared. In Section III, the concept of multi-bit responses (MBR) and a novel DFE structure based on the MBR are proposed. In Section IV, simulation results for a nonlinear high-speed link built in Simulink are presented to validate the performance of the proposed method. Section V gives the conclusion.

II. TRADITIONAL DFE EQUALIZATION TECHNOLOGY BASED ON SBR

For systems that can be well approximated as an LTI system, the system response to an arbitrary input data pattern can be constructed by a linear sum of the shifted SBR. Let *S*(1, *t*) and $S(0, t)$ be the response of the bit '1' and bit '0', respectively. $S(1, t)$ and $S(0, t)$ can be considered symmetric and satisfy the following relationship:

$$
S(1, t) = -S(0, t) = S(t)
$$
 (1)

The length of the SBR is determined by the memory of the passive channel, denote it as N^*T , where \overline{T} is the unit interval for one bit and *N* is the number of UI of the response time. The logical state of the *n*th bit transmitted in the link is denoted as $b(n)$, and its polarity is denoted as $d(n)$.

$$
d(n) = \begin{cases} -1 & \text{when } b(n) = '0' \\ 1 & \text{when } b(n) = '1' \end{cases}
$$
 (2)

On the premise of LTI hypothesis, the response of the input bit pattern at the receiver is the linear superposition of the shifted SBR, as shown in Fig. 2. Then the voltage of the n^{th} bit at sampling time t_0 can be calculated by (3) .

$$
x(n)|_{t=t_0} = d(n) * S(t_0) + \sum_{i=1}^{N} d(n-i) * S(t_0 + i * T)
$$
 (3)

Fig. 3 shows the eye diagrams of transient simulation and SBR-based simulation for an LTI link. It can be observed that the eye diagram obtained by SBR-based method matches very well with that obtained by transient simulation.

The basic idea of the DFE is to eliminate the influence of the previous bits on current bit to improve the signal quality at the sampling time. Fig. 4 shows the structure of the full rate DFE, which consists of *k* delay elements, multipliers, adders, and slicers. It works by subtracting the ISI from the

FIGURE 3. Comparison of the eye diagram obtained from transient simulation and SBR based method for a linear system.

FIGURE 4. The structure of the traditional DFE.

current received signal through feedback. The tap coefficients w_i determine the effect of the equalization. According to $(3)a$ $(3)a$, the coefficients can be determined by the single bit response:

$$
w_i = S(t_0 + i * T) \tag{4}
$$

At the sampling time t_0 , the equalized signal $y(n)$ can be written as:

$$
y(n)|_{t=t_0} = x(n)|_{t=t_0} - \sum_{i=1}^{k} d(n-i) * w_i \tag{5}
$$

Under the condition that the link meets the LTI hypothesis, the DFE can theoretically eliminate all the effects of the previous bits on the current bit when the number of taps is large enough. But for the non-LTI system, there is a significant error between the real response and the linear superposition response. Therefore, the DFE in which the coefficients are determined by SBR cannot eliminate the ISI effectively for a non-LTI system.

Fig. 5 compares the equalization effect of the traditional 5-tap DFE based on SBR for an LTI system and a non-LTI system. Table 1 shows the parameters of the eye diagrams before and after DFE equalization for both systems. It can be seen that the traditional DFE based on SBR can improve the signal quality effectively for LTI system, but it is obviously limited to non-LTI system.

III. A NOVEL EQUALIZATION TECHNIQUE BASED ON MBR

For links with high non-LTI behaviors, [\(3\)](#page-1-0) is violated. The response of arbitrary input bit patterns cannot be constructed accurately by SBR. In [22], a technique of modeling and

FIGURE 5. Comparison of the eye diagram before and after DFE equalization for (a) a LTI system and (b) a non-LTI system.

TABLE 1. Comparison of values of the eye diagrams for DFE.

	Eye-Diagram Parameters	Before EO	After EO	Improvement
LTI. system	Max-height (mV)	340.7	1027.6	201.6%
	Eye-width (ps)	50.5	89.5	78.2%
Non-LTI system	Max-height (mV)	293.5	587.5	100.2%
	Eye-width (ps)	43	68	60%

Time (UI) (b)

analysis for nonlinear high-speed links is proposed based on Simulink. Fig. 6 shows the discrepancy between the transient simulation results and SBR-constructed results for a non-LTI system. There is an obvious error between SBR-based response and the actual response. DFE technique in which

For non-LTI system, the single bit response is related not only to the current bit, but also to the previous bit patterns. Based on this property, multi-bit responses method is proposed to construct the system response. A novel DFE equalization structure based on MBR is proposed to eliminate ISI for non-LTI high-speed links.

A. CONSTRUCT SYSTEM RESPONSE BY MBR

For a non-LTI link, the single bit response cannot accurately characterize the system response. Assume that it is needed to consider *m* previous bits to capture the nonlinear behavior and construct the system response correctly. *m* is considered as the order of the MBR. For *m* previous bits, each bit can be logic '1' or logic '0', and there are 2*^m* different previous bit patterns. Denote the *i*th bit pattern as

FIGURE 6. Discrepancy between the transient simulation results and SBR constructed results for a non-LTI system.

FIGURE 7. Responses of current logic '0' and '1' with different previous bit patterns. (a) current bit is '1'. (b) current bit is '0'.

 \overrightarrow{B} *i* (*i* = 1, 2, · · · , 2^{*m*}). Due to the nonlinear feature of the link, the response of the logic '1' or '0' will be different when it has a different previous bit patterns. The more serious the nonlinear behavior is, the more previous bits need to be considered.

The expressions of the response of logic '1' and '0' with the previous bit pattern can be written as [\(6\)](#page-3-0) and [\(7\)](#page-3-0), respectively.

$$
S(1, \vec{B}^i, t) = \frac{R_1^*(\vec{B}^i, t) - R_1(\vec{B}^i, t)}{2} \quad i = 1, 2, \cdots, 2^m \quad (6)
$$

$$
S(0, \vec{B}^i, t) = \frac{R_0^*(\vec{B}^i, t) - R_0(\vec{B}^i, t)}{2} \quad i = 1, 2, \cdots, 2^m \tag{7}
$$

where $R_1^*(\vec{B}^i, t)$ is the total response of the bit sequence, including the previous bit pattern \vec{B}^i and the current logic '1'. $R_0^*(\vec{B}^i, t)$ is the total response of the bit sequence, including the previous bit pattern \vec{B}^i and the current logic '0'. $R_1(\vec{B}^i, t)$ and $R_0(\vec{B}^i, t)$ are the responses of the previous bit pattern \vec{B}^i when the current bit is logic '1' and '0', respectively.

Take $m = 2$ as an example, the previous bit pattern could be "00", "01", "10", and "11". Then the response of current logic "1" and "0" with the previous bit pattern $\vec{B}^2 =$ " 01" is shown as in Fig. 7.

The length of ISI for multi-bit responses is finite, denote it as N^*T . The expression for the response voltage of the n^{th} bit

at the sampling time t_0 is shown as follows:

$$
x(n)|_{t=t_0} = S\left(b(n), \vec{B}^x, t_0\right) + \sum_{i=1}^N S\left(b(n-1), \vec{B}^y, t_0 + i * T\right)
$$
\n(8)

where

$$
\overrightarrow{B}^{x} = [b(n-m), b(n-m+1), \cdots, b(n-1)]
$$

$$
\overrightarrow{B}^{y} = [b(n-i-m), b(n-i-m+1), \cdots, b(n-i-1)]
$$

The response of the nonlinear system can be accurately constructed through (8), which means that the inter-symbol interference caused by the previous bit pattern to the current bit can be determined and eliminated through MBR.

B. STRCUTURE OF THE NOVEL DFE BASED ON MBR

For nonlinear links, it can be seen from (8) that the impact of $b(n - i)$ to $b(n)$ is $S(b(n - i), \overrightarrow{B}^y, t_0 + i * T)$, which is related not only to the logic state of $b(n - i)$, but also to the state of the bits before $b(n - i)$. Based on this property, a new DFE equalization technique is proposed, which uses the multi-bit responses to determine the tap coefficients and eliminate the influence of the previous bits. The more serious the nonlinearity is, the more previous bits the MBR needs to consider. The number of previous bits to be considered is the order of MBR.

Assume the order of MBR is *m* and the number of the taps of DFE is $k, k \ge m$. When $n - (i + m) \ge n - k$, that means $i \leq k - m$, the *m* previous bits before the bit $b(n - i)$ can $\alpha \leq \kappa - m$, the *m* previous only before the of $b(n - i)$ can
be obtained and marked as $\vec{\beta}$ i. The tap coefficients can be calculated by the following equations:

$$
w_i = S\left(b(n-i), \overrightarrow{\beta_i}, t_0 + i * T\right)
$$
\n(9)

$$
\overrightarrow{\beta}_i = [b(n-(i+m)), b(n-(i+m-1)), \cdots, b(n-(k+1))]
$$
\n(10)

In the above equation, w_i is related to the logic state of *b*($n - i$) and the logic state of *m* previous bits in $\overrightarrow{\beta}$ *i*. So there are $m + 1$ previous bits that determine the value of w_i , and each bit has two possible logic levels, so there are 2*^m* different bit patterns. Each pattern corresponds to a value of *wⁱ* . The structure diagram of the DFE when $i > k - m$ is shown in Fig. 8(a).

When $n - (i + m) < n - k$, that means $i > k - m$, only $k - i$ bits of the previous bit pattern can be obtained. At this point, assuming that the remaining previous bits are '0', there are $k - i$ previous bits that determine the value of w_i , as shown in [\(11\)](#page-3-1) and [\(12\)](#page-3-1). The structure diagram of the DFE when $i >$ $k - m$ is shown in Fig. 8(b).

$$
w_i = S\left(b(n-i), \overrightarrow{\beta}_i, t_0 + i * T\right)
$$
 (11)

$$
\vec{\beta}_i = [\underbrace{0, \cdots, 0}_{m-(k-i)},\underbrace{b (n-k), b (n-(k-1)), \cdots, b (n-(i+1))}_{k-i}]
$$
\n(12)

FIGURE 8. Structure of DFE based on MBR when (a) $i \leq k - m$ and (b) $i > k - m$.

The equalized response can be written as:

$$
y(n)|_{t=t_0} = x(n)|_{t=t_0} - \sum_{i=1}^{k} w_i
$$
 (13)

The DFE with *k* taps based on *m*-order MBR method is denoted as *DFE^k m*.

When $m = 0$, no previous bits are considered. Therefore, (9) and (11) can be simplified as (14) .

$$
w_i = S\left(b(n-i), \overrightarrow{\beta_i}, t_0 + i * T\right) = S\left(b(n-i), t_0 + i * T\right)
$$
\n(14)

With the logical state of $b(n - i)$ be '0' or '1', the responses are symmetric. Then,

$$
S(1, t_0 + i * T) = -S(0, t_0 + i * T) = S(t_0 + i * T)
$$
 (15)

$$
|_{b(n-i)=1} = -w_i|_{b(n-i)=0} = S(t_0 + i * T)
$$
 (16)

$$
w_i = d(n - i) * S(t_0 + i * T)
$$
 (17)

Substituting [\(17\)](#page-4-1) into [\(13\)](#page-4-2), the equalized response can be written as below:

$$
y(n)|_{t=t_0} = x(n)|_{t=t_0} - \sum_{i=1}^{k} d(n-i) * S(t_0 + i * T)
$$
 (18)

Then the form of [\(13\)](#page-4-2) is the same as [\(5\)](#page-2-0) when $m = 0$. In that case it is essentially the traditional SBR-based DFE. In the followings, the symbol DFE_0^k refers to the DFE with *k* taps based on SBR.

C. DETERMINATION OF THE ORDER AND THE TAP NUMBER

The equalization effect of *DFE^k ^m* depends on the order *m* and the number of taps *k*. The larger the *m* and *k*, the better the

equalization effect will be. However, the cost of its hardware and power consumption will also increase with the increase of *m* and *k* in the implementation. The tap coefficients *wⁱ* can be determined based on multi-bit response and stored in advance. When the circuit works, the corresponding tap coefficients can be obtained from the storage module according to the states of the previous bit patterns. The relationship between the required size of the storage module and the order *m* is exponential. When $i \leq k - m$, the storage module needs to store 2^{m+1} values for each tap; when $i > k - m$, it needs to store 2^{k-i+1} values. Compared with traditional DFE, only the storage module and multiplexers are additional.

Suppose the comprehensive cost of the delay unit and the storage module to store a value is *u* and *v*, respectively. Then the cost of DFE_m^k can be approximately denoted as C_m^k .

$$
C_m^k = u * k + v * \left((k - m) * 2^{m+1} + \sum_{i=k-m+1}^k 2^{k-i+1} \right)
$$
\n(19)

For a nonlinear system, the single-bit response is affected by the previous bits, and these previous bits are denoted as *b*(−1), ..., *b*(−*i*), The previous bit sequence in which all logic states are '0' is denoted as a vector \vec{x}_0 ; the sequence, in which only $b(-i)$ is '0', is denoted as \vec{x}_i . Define δ_i to measure the impact of previous bit $b(-i)$ on current response:

$$
\delta_i = \frac{1}{T} \int |(S(1, \vec{x}_i, t) - S(1, \vec{x}_0, t)) (S(0, \vec{x}_i, t) - S(0, \vec{x}_0, t))| dt \qquad (20)
$$

It can be considered that the number of previous bits is enough until the following convergence criterion is met, to determine the order *m*.

$$
\frac{\delta_i}{\frac{1}{i}\sum_{j=1}^i \delta_j} \le \varepsilon
$$
 (21)

When [\(21\)](#page-4-3) is met, it means that the nonlinear effect induced by *b*(−*i*) is weak enough. Therefore, the value of *m* can be determined as *i*. After *m* is determined, the responses of logic '1' and '0' with different previous bit patterns can be simulated. *k* is the number of the taps of DFE. The more taps the DFE is with, the more ISI will be eliminated. So, the value of *k* can be determined by compromising the hardware cost and equalization effect.

IV. SIMULATION VERIFICATION

In order to verify the effectiveness of the proposed DFE method, a nonlinear high-speed link model was built in Simulink, as shown in Fig. 9. Simulink has become a standard for system modeling, simulation and control [23].

The Data Source module is used to send different bit patterns to the link and a Bessel low-pass filter is used to simulate the frequency characteristic of the PHY. Thevenin equivalent circuit is given for the TX output port, which is equivalent to a series of voltage source Vs and output impedance Zs. The S-parameters of a backplane with a certain degree of

 w_i

FIGURE 9. A nonlinear high-speed link model built in simulink.

FIGURE 10. The saturation characteristics of active component.

impedance discontinuity are used to represent the channel. The input impedance of the Rx is denoted as Zl. CTLE and DFE are used for equalization at the receiver side. Hctle(s) module represents the transfer function of CTLE with one zero and two poles. The advantage of this model is that it can flexibly adjust the nonlinear degree. The validation of the nonlinear high-speed model can be referred in [22].

The data rate is set to 10 Gbps and two kinds of nonlinear behaviors are included. One is the asymmetry of signal rise and fall time. The rise and fall time of the input signal is set as 10 ps and 20 ps, respectively. Another nonlinear behavior is the saturation characteristics of active component after CTLE, which is represented by a hyperbolic tangent function, shown in [\(22\)](#page-5-0).

$$
V_{out} = \frac{1}{\lambda} \tanh(\lambda * V_{in})
$$
 (22)

where λ indicates the degree of nonlinearity, the larger the value of λ , the more saturated the curve is. The relationship between V_{out} and V_{in} is shown in Fig. 10 when λ is set to 0.8. It is obvious that it does not satisfy linear map.

In order to construct the arbitrary system responses based on the proposed MBR, a total of 2*^m* multi-bit responses for logic '0' and '1' are required. It is prepared by transient simulation for 2*^m* data patterns and each pattern is usually no more than 10 bits. So, the impact on actual simulation time is negligible. 10000 bits of PRBS are used as the input stream for transient simulation and MBR-based method. Fig. 11 compares the eye diagrams of transient simulation with that of the MBR-based method under different orders.

Fig. 11(a) is the comparison for one-order MBR, which is essentially SBR. It can be observed that there is an

obvious difference between the two eye diagrams. But in Fig. 11(d), the two eye diagrams are almost overlapped. With the increase of the order *m*, the eye diagram obtained by MBR-based method is getting closer to the transient simulation result. This validates that the higher-order MBR can capture more nonlinear characteristics. This is the basic idea of the proposed equalization scheme.

The errors of eye-height and eye-width between transient simulation and different order of MBR results are shown in Fig. 12. With the increase of the order of MBR, the errors of both eye-height and eye-width decrease monotonically. The decreased speed is faster from the first-order to the fifth-order than that from the fifth-order to the eighth-order. This reveals that the fifth-order MBR can capture dominate nonlinear behaviors.

A 5-tap DFE is simulated to equalize the response of the nonlinear high-speed link. The tap coefficients of the DFE are determined by the MBR method. For different order MBR, the tap coefficients will be different. The input of the DFE is the response of the nonlinear link after CTLE, which is obtained by transient simulation for 10000 PRBS.

Fig. 13 compares the eye diagrams before and after equalization of DFE_0^5 and DFE_3^5 . DFE_0^5 is essentially the traditional 5-tap DFE, in which the tap coefficients are determined by SBR-based method. DFE_3^5 is the proposed 5-tap DFE, in which the tap coefficients are determined by the third-order MBR method. The green eye diagrams in Figs.13(a) and (b) are the received signals that before equalization; the black eye diagram in Fig. 13(a) is constructed by the received signal after equalization with DFE_0^5 ; the red eye diagram in Fig.13(b) is constructed by the received signal after equalization with DFE_3^5 . Fig. 13(c) shows the inner contours of eye diagrams for three cases. The improvement in eye-height and eye-width brought by traditional DFE and the proposed method is shown in Table 2. Both equalization methods can improve the eye diagram quality. Compared to the traditional DFE, the proposed *DFE*⁵ 3 shows an increase of about 71% in eye-height and 35% in eye-width. Fig. 14 shows the trend of the improvement of the eye diagram with the order *m* for a 10-tap DFE. It can be seen that the larger the order *m* is, the better the effect of equalization will be.

In order to study the relationship between the orders of MBR-based DFE and the nonlinearity degree of the highspeed links, we set up 5 different degrees of nonlinear saturation characteristic for the link in Fig. 9. Different

FIGURE 11. Comparison of the eye diagrams between transient simulation and MBR-based method for (a) first-order MBR, (b) third-order MBR, (c) fifth-order MBR, and (d) eighth-order MBR.

orders of MBR-based DFE are performed for these cases. Fig. 15 shows the $V_{out} - V_{in}$ curves with different saturation characteristics, and λ indicates the degree of nonlinearity.

FIGURE 12. Errors of eye-width and eye-height between the transient simulation and MBR-based method.

FIGURE 13. Comparison of the eye diagram before and after equalization of *DFE* $_0^5$ and *DFE* $_3^5$.

In order to show the efficiency of the proposed MBR-based DFE, the advantages of the proposed method DFE_m^k over

FIGURE 14. Relationship between the improvement in eye diagram and the order for a 10-tap DFE.

TABLE 2. Comparison of values of the eye diagrams before and after DFE.

Eye-Diagram	Before EQ	After EQ		
Parameters		Traditional DFE /Improvement	\textit{DFE}_{3}^{5} /Improvement	
Max Eye-height (mV)	269.7	570.5/111.5%	763.4/183.1%	
Eye-width (ps)	42	67/60.0%	82/95.2%	

FIGURE 15. Five cases of the saturation characteristics.

the traditional method DFE_0^k is computed by the following equation.

$$
\gamma_m^k = \frac{H_m^k - H_0^k}{H} * 100\% \tag{23}
$$

where *H* is the eye-height before equalization, H_m^k is the eye-height after the proposed DFE^k_{m} equalization, and H^k_0 is the eye-height after traditional DFE_0^k equalization.

Fig. 16(a) shows the improvement of eye diagram in different nonlinear cases by traditional equalization DFE_0^{10} . It can be observed that with the increasing nonlinearity, the effect of the traditional DFE based on SBR method becomes increasingly limited. For the linear case, there is an improvement of about 214% in eye-height and 78% in eye-width. But for the most serious nonlinear case, the improvement is only about 62% in eye-height and 35% in eye-width.

In Fig. 16(b), the trend of γ_m^{10} with the degree of nonlinearity is given when the order $m = 1, 2, 3$, and 8. In the

FIGURE 16. The effect of equalization for different nonlinear cases with (a) traditional DFE and (b) the proposed DFE.

linear case, the equalization effect of the proposed method is the same as that of the traditional method. But for nonlinear cases, the proposed method has obvious superiority over the traditional method. The larger the order of the MBR, the greater the advantage of the proposed method is. For the most serious nonlinear case, the proposed method has the great advantage compared with the traditional method. Therefore, the novel proposed DFE method can improve the signal quality more effectively than traditional DFE as the degree of nonlinearity increases.

V. CONCLUSION

The limitations of traditional DFE based on SBR for the non-LTI system are analyzed first. Results show that the eye diagram cannot be improved efficiently by the traditional DFE with the increase of the nonlinearity degree. In order to construct the responses of arbitrary bit patterns for a non-LTI system, the multi-bit responses method is proposed in this paper. Based on MBR method, a novel DFE structure is presented to equalize the response at the receiver side for high-speed links.

The performance of the proposed equalization method is validated with a nonlinear high-speed link built in Simulink. Simulation results show that the proposed method improves

the quality of the eye diagram significantly than traditional DFE for nonlinear systems. The higher the degree of nonlinearity, the greater the superiority of this method.

ACKNOWLEDGMENT

The authors would like to thank X. Ye, C. Ye, Intel Corporation, and many others for their discussions, suggestions, and support.

REFERENCES

- [1] J. Fan, X. Ye, J. Kim, B. Archambeault, and A. Orlandi, ''Signal integrity design for high-speed digital circuits: Progress and directions,'' *IEEE Trans. Electromagn. Compat.*, vol. 52, no. 2, pp. 392–400, May 2010.
- [2] X. Chu, C. Hwang, J. Fan, and Y. Li, ''Analytic calculation of jitter induced by power and ground noise based on IBIS I/V curve,'' *IEEE Trans. Electromagn. Compat.*, vol. 60, no. 2, pp. 468–477, Apr. 2018.
- [3] T. Toifl, M. Ruegg, R. Inti, C. Menolfi, M. Brandli, M. Kossel, P. Buchmann, P. A. Francese, and T. Morf, ''A 3.1 mW/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS,'' in *Proc. Symp. VLSI Circuits (VLSIC)*, Jun. 2012, pp. 102–103.
- [4] D. G. Kam, M. B. Ritter, T. J. Beukema, J. F. Bulzacchelli, P. K. Pepeljugoski, Y. H. Kwark, L. Shan, X. Gu, C. W. Baks, R. A. John, G. Hougham, C. Schuster, R. Rimolo-Donadio, and B. Wu, ''Is 25 Gb/s on-board signaling viable?'' *IEEE Trans. Adv. Packag.*, vol. 32, no. 2, pp. 328–344, May 2009.
- [5] D. Oh and X. Yuan, *High-Speed Signaling: Jitter Modeling, Analysis, and Budgeting*. Westford, MA, USA: Prentice-Hall, 2011, pp. 229–253.
- [6] Y.-H. Kim, Y.-J. Kim, T. Lee, and L.-S. Kim, ''A 21-Gbit/s 1.63-pJ/bit adaptive CTLE and one-tap DFE with single loop spectrum balancing method,'' *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 2, pp. 789–793, Feb. 2016.
- [7] J. F. Bulzacchelli *et al.*, ''A 28-Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32-nm SOI CMOS technology,''*IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3232–3248, Dec. 2012.
- [8] T. Reuschel, J. B. Preibisch, K. Scharff, R. Rimolo-Donadio, X. Duan, Y. H. Kwark, and C. Schuster, ''Efficient prediction of equalization effort and channel performance for PCB-based data links,'' *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 7, no. 11, pp. 1842–1851, Nov. 2017.
- [9] H.-J. Chi, J.-S. Lee, S.-H. Jeon, S.-J. Bae, Y.-S. Sohn, J.-Y. Sim, and H.-J. Park, ''A single-loop SS-LMS algorithm with single-ended integrating DFE receiver for multi-drop DRAM interface,'' *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2053–2063, Sep. 2011.
- [10] H. Fredriksson and C. Svensson, ''Improvement potential and equalization example for multidrop DRAM memory buses,'' *IEEE Trans. Adv. Packag.*, vol. 32, no. 3, pp. 675–682, Aug. 2009.
- [11] Y. Zhou and F. Tong, "Channel estimation based equalizer for underwater acoustic multiple-input-multiple-output communication,'' *IEEE Access*, vol. 7, pp. 79005-79016, 2019.
- [12] F. Chen, S. Lin, B. Zheng, Q. Li, M. Wen, Y. Liu, and F. Ji, "Minimum symbol-error rate based adaptive decision feedback equalizer in underwater acoustic channels,'' *IEEE Access*, vol. 5, pp. 25147–25157, 2017.
- [13] A. C. Carusone, "An equalizer adaptation algorithm to reduce jitter in binary receivers,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 9, pp. 807–811, Sep. 2006.
- [14] C.-F. Liao and S.-I. Liu, "A 40 Gb/s CMOS serial-link receiver with adaptive equalization and Clock/Data recovery,'' *IEEE J. Solid-State Circuits*, vol. 43, no. 11, pp. 2492–2502, Nov. 2008.
- [15] B. K. Casper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes,'' in *Symp. VLSI Circuits. Dig. Tech. Papers*, Jun. 2002, pp. 54–57.
- [16] A. Cristofoli, P. Palestri, N. D. Dalt, and L. Selmi, "Efficient statistical simulation of intersymbol interference and jitter in high-speed serial interfaces,'' *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 4, no. 3, pp. 480–489, Mar. 2014.
- [17] D. Jiao and J. O. Zhu, "Fast method for an accurate and efficient nonlinear signaling analysis,'' *IEEE Trans. Electromagn. Compat.*, vol. 59, no. 4, pp. 1312–1319, Aug. 2017.
- [18] O. Sahlen, "Active DBR filters for 2.5 Gb/s operation: Linewidth, crosstalk, noise, and saturation properties,'' *J. Lightw. Technol.*, vol. 10, no. 11, pp. 1631–1643, Nov. 1992.
- [19] M. Zolog and D. Pitica, "Analysis of the effect of nonlinear input/output characteristics of digital integrated circuits on signal integrity,'' in *Proc. IEEE Int. Conf. Spring Seminar Electron. Technol.*, May 2008, pp. 604–609.
- [20] W. Dghais, T. R. Cunha, and J. C. Pedro, ''Behavioral model for highspeed digital buffer/driver,'' in *Proc. Workshop Integr. Nonlinear Microw. Millim.-Wave Circuits*, 2010, pp. 110–113.
- [21] I. S. Stievano, Z. Chen, D. Becker, F. G. Canavero, G. Katopis, and I. A. Maio, ''Behavioral modeling of digital IC input and output ports,'' in *Proc. IEEE 10th Topical Meeting Electr. Perform. Electron. Packag.*, Oct. 2001, pp. 331–334.
- [22] X. Chu, W. Wang, J. Wang, Y. Li, and H. Wu, ''Modeling and analysis of nonlinear high-speed links,'' in *Proc. IEEE Int. Symp. Electromagn. Compat. Signal/Power Integrity*, New Orleans, LA, USA, Jul. 2019, pp. 475–480.
- [23] *Mathworks*. Accessed: Jun. 2019. [Online]. Available: http://www.mathworks.com

XIUQIN CHU (Senior Member, IEEE) received the B.S. degree from Xi'an Shiyou University, Xi'an, China, in 1994, and the M.S. and Ph.D. degrees from Xidian University, Xi'an, in 1997 and 2003, respectively, all in electronic engineering.

In April 1997, she joined Xidian University and is currently an Associate Professor and a Ph.D. Candidate Advisor with the School of Electronic Engineering. From 2016 to 2017, she was a Visit-

ing Scholar with the EMC Laboratory, Missouri University of Science and Technology, MO, USA. She received the Best Paper Award from the 12th IEEE International Workshop on EMC IC, in 2019. Her current research interests include signal/power integrity, modeling for high-speed links, and jitter analysis in high-speed digital systems.

WENWU WANG received the B.S. degree in electronic science and technology from the Changchun University of Science and Technology, Changchun, China, in 2017. He is currently pursuing the M.S. degree with Xidian University.

His current research interests focus on signal integrity and power integrity.

JUN WANG received the B.S. degree in electronic information science and technology from the Langfang Teachers College, Langfang, China, in 2008, and the Ph.D. degree from Xidian University, Xi'an, China, in 2017.

She is currently a Postdoctoral Researcher with the School of Electronic Engineering, Xidian University. Her current research interests focus on signal integrity, jitter, and power integrity.

FENG (HANK) WU received the B.S. and M.S. degrees in automation control from Tsinghua University, in 2002 and 2005, respectively.

He worked with IDT, Cisco, and Nokia, as a Signal Integrity Expert. He has been the Technical Leader of signal integrity with the Intel Data Center Group, Intel Corporation, since 2015. He has successfully delivered tens of products, including chips, package, and boards. His focus is on signal integrity and high speed interconnection design of

the next generation chips and server systems.

YUHUAN LUO received the B.S. degree in electronic information engineering from Qingdao University, Qingdao, China, in 2017. She is currently pursuing the M.S. degree with Xidian University.

Her current research interests focus on signal integrity, power integrity, and the modeling of high-speed links.

NA LI received the B.S. degree in electronic information engineering from Xidian University, Xi'an, China, in 2018, where she is currently pursuing the M.S. degree.

Her current research interests focus on signal integrity, power integrity, and the jitter analysis of high-speed links.

WENTING GUO received the B.S. degree in electronic information engineering from Xidian University, Xi'an, China, in 2018, where she is currently pursuing the M.S. degree.

Her current research interests include signal integrity, power integrity, and the modeling of high-speed links.

YUSHAN LI received the B.S. degree in electronic engineering from Harbin Engineering University, Harbin, China, in 1968, and the M.S. degree in electronic engineering from Xidian University, Xi'an, China, in 1981.

He was a Faculty Member of the School of Electronic Engineering, Xidian University, in 1981, where he is currently a Professor and a Ph.D. Candidate Advisor. From 1986 to 1987, he was a Visiting Scholar and a Research Associate with the

Department of Electrical and Computer Engineering, University of Miami, Coral Gables, FL, USA. His current research interests include electronic design automation and signal integrity analysis.

 \bullet \bullet \bullet