

Received February 4, 2020, accepted March 3, 2020, date of publication March 11, 2020, date of current version March 20, 2020. Digital Object Identifier 10.1109/ACCESS.2020.2979985

# Low On-Resistance H-Diamond MOSFETs With 300 °C ALD-Al<sub>2</sub>O<sub>3</sub> Gate Dielectric

**ZEYANG REN**<sup>[0]1,2,\*</sup>, **QI HE**<sup>1,\*</sup>, **JIAMIN XU**<sup>1</sup>, **GUANSHENG YUAN**<sup>1</sup>, **JINFENG ZHANG**<sup>[0]1,2</sup>, **JINCHENG ZHANG**<sup>[0]1</sup>, **(Member, IEEE)**, **KAI SU**<sup>1</sup>, **AND YUE HAO**<sup>1</sup>, **(Senior Member, IEEE)** <sup>1</sup>State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, China <sup>2</sup>Xidian-Wuhu Research Institute, Wuhu 241002, China

Corresponding authors: Jinfeng Zhang (jfzhang@xidian.edu.cn) and Jincheng Zhang (jchzhang@xidian.edu.cn)

(\*Zeyang Ren and Qi He contributed equally to this work.)

This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB0406504, in part by the Foundation of Science and Technology on Monolithic Integrated Circuits and Modules Laboratory under Grant 6142803180105, in part by the National Natural Science Foundation of China under Grant 61874080, and in part by the China Postdoctoral Science Foundation under Grant 2019M663627.

**ABSTRACT** C-H diamond metal-oxide-semiconductor field effect transistors with different structures were fabricated on the same polycrystalline diamond plate. Devices A and B with 25-nm-thick high temperature (300°C) atomic layer deposition grown Al<sub>2</sub>O<sub>3</sub> dielectric have the same source-to-drain distance of 6  $\mu$ m and different gate length of 2  $\mu$ m and 6  $\mu$ m, respectively. Both devices show ultra-high on/off ratio of over 10<sup>10</sup> and ultra-low gate leakage of below 10<sup>-10</sup> A and continuous measurement stability. Device B with the source/drain-channel interspaces eliminated has achieved an on resistance of 46.20  $\Omega$ ·mm, which is record low in the reported 6- $\mu$ m H-diamond MOSFETs with the gate dielectric prepared at high temperature ( $\geq$  300 °C). Meanwhile, device B shows larger drain current in a large portion of the linear region at V<sub>GS</sub> = -6 V, and a just slightly smaller I<sub>Dmax</sub> compared with device A though its L<sub>G</sub> is three times of that of device A. A simple model of I<sub>D</sub> was used to explain the physics behind this phenomenon. In addition, the breakdown voltage is 145 V for device A and 27 V for device B, corresponding to the average breakdown field of about 0.72 MV/cm and 10.8 MV/cm, respectively.

**INDEX TERMS** Diamond, MOSFET, low on resistance, eliminating source/drain-gate interspaces.

### I. INTRODUCTION

Diamond has tremendous potential to be used in power electronics devices, due to its outstanding properties, such as wide bandgap, high thermal conductivity, high carrier mobility, and high breakdown voltage [1]-[3]. Since p- and n-type doping of diamond is relatively difficult, the two-dimensional hole gas (2DHG) formed at the hydrogen terminated diamond (H-diamond) surface has been widely used to fabricate diamond field effect transistors (FETs) [4]–[7]. Presently, H-diamond FETs have achieved a maximum drain current, cutoff frequency (f<sub>T</sub>), and maximum oscillation frequency (f<sub>max</sub>) of 1.3 A/mm [8], 70 GHz [9], and 120 GHz [7], respectively. A high breakdown voltage of over 2 kV [10] has also been demonstrated. However, the low mobility and stability of the 2DHG on the H-diamond surface have significantly limited the development of H-diamond FETs. In order to improve the performance of the H-diamond FETs, various dielectrics have been used for the fabrication of H-diamond metal-oxide-semiconductor FETs (MOSFETs) [11]-[13]. Proper dielectrics are useful to improve the device performance [28], [29]. Among them, the Al<sub>2</sub>O<sub>3</sub> dielectric grown at high temperature using atomic layer deposition (ALD) has shown the highest potential for use in H-diamond FETs due to the high breakdown voltage and high stability [14]-[16]. However, the output current is not sufficiently high. In addition, different device structures, such as [17] gate or the device eliminating source/draingate interspaces [12] have been investigated to improve the device performance. As reported by J. Liu et al. [12], after eliminating the source/drain-gate interspaces, the device achieved lower on-resistance (Ron), higher output current, and higher transconductance (gm) than other devices with the same gate length (L<sub>G</sub>). However, for the devices with the same source to drain distance (L<sub>SD</sub>), whether those with source/drain-gate interspaces eliminated are still competitive in Ron, output current and gm or not need be further investigated.

The associate editor coordinating the review of this manuscript and approving it for publication was Anisul Haque.



FIGURE 1. Schematic diagram of the device structures. (a)  $L_G = 2\mu m$ ,  $L_{DS} = 6\mu m$ , (b)  $L_G = L_{DS} = 6\mu m$ .

In this report, we fabricated two kinds of H-diamond MOSFETs on the same diamond substrate and compared the properties of these devices. Device A has  $L_G = 2\mu m$  and  $L_{SD} = 6\mu m$ . Device B with the source/drain-channel interspaces eliminated has  $L_G = L_{SD} = 6\mu m$ . The only distance of source- and drain-gate access region is the thickness of the dielectric. The properties of the devices were compared and analyzed.

# **II. DEVICE FABRICATION**

The devices were fabricated on a 250- $\mu$ m-thick microwave plasma chemical vapor deposition (MPCVD) grown polycrystalline diamond plate from Element Six Ltd. Before any device processes, the diamond sample was cleaned carefully to eliminate any contaminants on the surface. Then, the sample was placed into the MPCVD chamber and treated with hydrogen plasma for ten minutes to form the H-diamond surface. During the treatment, the hydrogen gas flow rate, sample temperature, and microwave power were 600 sccm, 850°C, and 2 kW, respectively. A 100-nm-thick gold layer was deposited on the H-diamond surface by electron beam evaporation to protect the H-diamond surface and form ohmic contact on it. Then, the first lithography was conducted to define the active region and low power oxygen plasma was used to achieve the device isolation. After the second lithography process, wet etching of gold with KI/I2 was used to create the gate window. Subsequently, a 25-nm-thick Al<sub>2</sub>O<sub>3</sub> layer was grown on the sample using an ALD system at 300°C. During the growth process, water was used as the oxidant. Finally, a 100-nm-thick aluminum layer was deposited on the sample and lifted off to form the gate and complete the device fabrication. The gate width ( $W_G$ ) of the device was 50  $\mu$ m.

The schematic diagrams of the device structures are shown in Figure 1. The properties of the devices were measured with a Keysight 1505 semiconductor parameter analyzer at room temperature in the air.

#### **III. RESULTS AND DISCUSSIONS**

The capacitances of the gate-source diode of the different devices are shown in Figure 2. Conventional FETs (such as device A) with gate length of 2  $\mu$ m, 4  $\mu$ m, and 6  $\mu$ m exhibit a nearly linearly increasing capacitance with increasing gate length, indicating the uniformity of the electrical properties of the devices. However, Device B has significantly higher capacitance than the conventional device with an L<sub>G</sub> of 6  $\mu$ m. This capacitance increment of device B should be ascribed to the metal-insulator-metal (MIM) capacitance resulting from the overlap between the gate and the source/drain metal,



**FIGURE 2.** Relationship between the maximum gate capacitance and gate length at  $V_{GS} = -6$  V.



FIGURE 3. Output characteristics of the H-diamond MOSFETs.

with the 25-nm-thick ALD-grown Al<sub>2</sub>O<sub>3</sub> used as the insulator. This parasitic capacitance infers that the length of the overlapping part of the gate on each side is about 2  $\mu$ m. The characteristics of the device structures having the same gate length of 4  $\mu$ m and with or without source/drain-gate interspaces have been compared by J. Liu *et al.* [12], and our results are very similar to them. Therefore, we only make the comparison of the devices with same source to drain distance and different gate lengths in this study.

The output characteristics of the devices are shown in Figure 3, and the top views of their gates observed by optical microscope are shown in the insets. The maximum saturation

TABLE 1. Summarization of the R<sub>ON</sub> results of the reported H-diamond MOSFETs with high temperature dielectrics as gate insulator or passivation layer. The symbol  $\sim$  indicates that the references didn't report the exact Ron value, and the data are evaluated from the output characterizations of the devices.

Dielectrics	L <sub>G</sub>	$L_{SD}$	Ron	Ref.
	(µm)	(µm)	(Ω·mm)	
Al <sub>2</sub> O <sub>3</sub> (200 °C)	2	6	~50	[18]
YSZ/Al <sub>2</sub> O <sub>3</sub>	12	20	442.76	[23]
(250 °C)				
Al <sub>2</sub> O <sub>3</sub> (300 °C)	5	17	~200	[24]
Al <sub>2</sub> O <sub>3</sub> (300℃)	2	6.6	63.15	[25]
Al <sub>2</sub> O <sub>3</sub> (300℃)	2	6	~120	[18]
Al <sub>2</sub> O <sub>3</sub> (450 °C)	2	6	~130	[26]
Al <sub>2</sub> O <sub>3</sub> (450 °C)	2	17	~2000	[22]
Al <sub>2</sub> O <sub>3</sub> (450 °C)	2	6	~100	[27]
Al <sub>2</sub> O <sub>3</sub> (300 °C)	6	6	46.2	This work
Al <sub>2</sub> O <sub>3</sub> (300 °C)	2	6	59.96	This work



FIGURE 4. Transfer characteristics of the H-diamond MOSFETs. The insets show the threshold voltage of the device.

drain current ( $I_{Dmax}$ ) and the  $R_{on}$  at the gate voltage ( $V_{GS}$ ) of -6 V for devices A and B are 176 mA/mm and 163 mA/mm, and 59.96  $\Omega$ ·mm and 46.20  $\Omega$ ·mm, respectively. We summarized the reported values of  $R_{on}$  of the H-diamond MOSFETs with high temperature grown Al<sub>2</sub>O<sub>3</sub> dielectrics as gate or passivation dielectric in Table 1. It can be observed that our devices show a record low  $R_{on}$  in the reported H-diamond MOSFETs with the gate dielectric prepared at high temperature ( $\geq 300$  °C).



FIGURE 5. (a) Gate current and (b) logarithmic coordinate curves of  ${\rm I}_{\rm D}$  vs.  ${\rm V}_{\rm GS}$  of the devices.

The transfer characteristics of the devices at  $V_{DS} = -12$  V are shown in Figure 4 and Figure 5. The threshold voltage (V<sub>TH</sub>) extracted from the square root of the drain current vs. V<sub>GS</sub> relations (insets of Figure 4) are 11.1 V and 10.1 V for Devices A and B, respectively. The maximum transconductance (g<sub>mmax</sub>) are 17.34 mS/mm and 15.41 mS/mm, respectively. All devices show an ultra-low gate current of below  $10^{-10}$  A (Figure 5(a)) and record-high on/off ratio of over  $10^{10}$  (Figure 5(b)); the on/off ratio is limited by the gate leakage current. The ultra-high on/off ratio indicates perfect device isolation and good insulation of the substrate.

The output and transfer characteristics indicate that device B with  $L_{SD} = L_G = 6\mu m$  shows almost the same level of I<sub>Dmax</sub> and g<sub>mmax</sub> and even smaller R<sub>on</sub> than device A with the same  $L_{SD} = 6\mu m$  and a much smaller  $L_G = 2\mu m$ . The Ron value of device B is not only smaller in this study but is also lowest among the reported H-diamond MOSFETs with a gate dielectric prepared at high temperature ( $\geq 300$  °C). The smaller Ron value of device B is unexpected because the  $L_G$  of device B is much larger than that of device A. However, the sheet resistance of the gate with a  $V_{GS}$  of -6 Vis 7.7 k $\Omega$ /sq if the ohmic contact resistance can be omitted, or even smaller if the ohmic contact resistance cannot be omitted. This gated sheet resistance is smaller than that of the ungated Al<sub>2</sub>O<sub>3</sub>/H-diamond structure (11.15 k $\Omega$ /sq), as deduced from the difference in the Ron data of devices A and B. Therefore, a relatively larger portion of the channel from the source to drain has lower resistance in device B than in device A with the same  $L_{SD}$ , and it is reasonable that device B has a smaller Ron. Moreover, if the sheet resistance of the considered  $V_{GS}$  is smaller for the device with the gate



FIGURE 6. Experimental and calculated curves of  $I_D$  vs.  $V_{DS}$  relations of devices A and B at  $V_{GS}=-6V\!.$ 

than without the gate, the smallest  $R_{on}$  of the devices with the same source-to-drain interspace will occur in the device without source/drain-gate interspaces.

It is also noteworthy that device B, whose  $L_G$  is three times that of device A, delivers almost the same output current as device A. Device B has a larger drain current in a large portion of the linear region at  $V_{GS} = -6$  V and a slightly smaller  $I_{Dmax}$  than device A. We establish a simple model of  $I_D$  to determine the reasons for this phenomenon. For device B with the series resistance from the ohmic contacts and the sourceto-gate and gate-to-drain interspaces taken as zero, the drain current in the linear region can be expressed as,

$$I_D = \beta (V_{GT} - \frac{V_{DS}}{2}) V_{DS} \tag{1}$$

where  $\beta = W_G \mu C_G / L_G$  is used, and  $C_G$  and  $\mu$  are the gate capacitance and carrier mobility of the device, respectively. If the saturation drain voltage satisfies  $V_{Dsat} = V_{GT}$  as in typical long-channel MOSFETs, in the considered  $V_{DS}$  range  $I_D$  will not saturate at  $V_{GS} = -6$  V in both devices.

As for device A with non-ignorable source and drain series resistances ( $R_S$  and  $R_D = R_S$ ), assume the voltage drop across the gated channel is  $V_{ch} = xV_{DS}$ , 0 < x < 1, and there will be

$$I_D = \beta (V_{GT} - \frac{V_{ch}}{2}) V_{ch}, \qquad (2)$$

$$V_{DS} - V_{ch} = 2R_S I_D. aga{3}$$

In Eqs. (2) and (3)  $I_D$  and  $V_{ch}$  will be solved simultaneously. Then  $I_D$  at a given  $V_{DS}$  can be calculated for devices A and B with different gate lengths, and the calculation results are shown in Figure 6. It is seen that the model described by Eqs. (2)-(3) reproduces the  $I_D$  vs.  $V_{DS}$  curves of both devices at  $V_{GS} = -6$  V in their relative positions and the expected intersection. The error between the calculation curve and the experimental curve at large  $V_{DS}$  are ascribed to the adoption of the constant mobility rather than the more practical parallel-field-dependent mobility, but the error in principle doesn't influence our analysis.

It is found that device B outputs a large current because the V<sub>DS</sub> can be completely applied on the gated channel, and creates a strong lateral electrical field to promote carrier drift. In contrast, in device A, the voltage drop on the whole gated channel occupies only 25.7% - 27.7% of the drain voltage in the range of 0 V < V<sub>DS</sub> < 12 V; therefore, the source and drain series resistances shared almost three quarters of V<sub>DS</sub> and significantly reducing the lateral electrical field under the gate of device A. This results in the smaller ID of device A than device B at small or modest values of V<sub>DS</sub>. However, this also means the almost linear ID increasing due to the lateral electrical field enhancement under the gate will occur in a much larger V<sub>DS</sub> range because  $x = V_{ch}/V_{DS}$  is almost a constant. Therefore, the ID of device A could possibly go beyond that of device B if the latter tends to saturate, as is observed in this study. Of course, the appearance and position of the intersection point will depend on the source and drain series resistances, which are determined by the sheet resistance of the ungated channel (Figure 6), LSG, and  $L_{GD}$ , as well as the  $L_{G}$  and the property of the gated channel. As for the measured extrinsic g<sub>m</sub> (Figure 4), it fundamentally shows the intrinsic  $g_m$  in device B due to  $R_S \approx 0$  but is largely reduced from the intrinsic g<sub>m</sub> in device A, so the magnitudes of the extrinsic  $g_m$  could be at almost the same level.

As a result, device B with  $L_{SG} = L_{GD} = 0$  has a definitely lower  $R_{on}$  at strong forward gate bias compared with device A with the same  $L_{SD}$ , and its output current and  $g_m$  are almost the same as those of device A due to the negative effect of the series resistance on the latter.

Operation stability is very important to promote the wide application of H-diamond devices. The 2DHG on the H-diamond surface is induced by the transfer doping effect between the diamond surface and the adsorbed species. The performance of H-diamond FETs depends on the measurement conditions and the environment [19], [20], which is ascribed to the instability of the adsorbed species. In addition, the instability causes degradation of the device performance during continuous testing. We obtained 30 continuous measurements to characterize the stability of the proposed devices. The results of  $I_{Dmax}$  and  $R_{on}$  at  $V_{GS}$  of -6~Vare summarized in Figure 7. The  $I_{\mbox{Dmax}}$  and  $R_{\mbox{on}}$  of both devices only exhibit a slight difference during 30 continuous measurements. In Device B, the current has even a slightly increase after 30 continuous measurements. In this work, the 25-nm-thick ALD-grown Al<sub>2</sub>O<sub>3</sub> layer was used as both a gate insulator and a passivation layer. As reported by Daicho et al. [16] and Kawarada et al. [21], during grown Al<sub>2</sub>O<sub>3</sub> using ALD with water as oxidants, a fresh 2DHG layer produces on the C-H diamond and Al<sub>2</sub>O<sub>3</sub> interface. This conductive layer is protected by the Al<sub>2</sub>O<sub>3</sub> dielectric layer, which lead to the improvement of the stability of the 2DHG. In addition, we suggest that the charges or traps existing in the Al<sub>2</sub>O<sub>3</sub> layer has slightly changing during continuous measurement, which induces a slight changing of the 2DHG. This changing is corresponding with the slight changing of the device characterizations during continuous measurement.



**FIGURE 7.** Summarization of (a)  $I_D$  and (b) Ron at  $V_{GS} = -6$  V of different devices for 30 times continuous measurements.



FIGURE 8. Breakdown voltage of different devices.

The breakdown performance is an important aspect of the use of H-diamond FETs in power electronics devices. We compared the breakdown voltage of different devices, as shown in Figure 8. The breakdown of both devices are due to gate-drain breakdown because the gate current shows the same increase as I<sub>D</sub>. Device A has a breakdown voltage that is higher than 145 V. For the drain-gate distance of 2  $\mu$ m, the average electric field strength is over 0.72 MV/cm. Compared with the results of a C-H diamond MOSFET fabricated on a polycrystalline diamond sample with a thick Al<sub>2</sub>O<sub>3</sub> passivation layer by Syamsul *et al.* [22], our devices show higher breakdown field strength, and the values are comparable to a device on a single crystalline diamond sample (0.8~0.9 MV/cm) [10], indicating the good device fabrication processes and high quality of the  $Al_2O_3$ dielectrics in our devices. Meanwhile, the breakdown voltage of device B is 27 V. This breakdown could occur in the 25-nm-thick  $Al_2O_3$  film between the drain and the gate, and thus the evaluated average electric field strength reaches 10.8 MV/cm.

#### **IV. CONCLUSION**

Two types of H-diamond MOSFET with a 25-nm-thick high-temperature (300°C) ALD-grown Al<sub>2</sub>O<sub>3</sub> dielectric and the same  $L_{SD}$  of 6  $\mu$ m were fabricated on a CVD-grown polycrystalline diamond substrate. The characteristics of the devices were compared. All devices demonstrated ultra-high on/off ratio of higher than 10<sup>10</sup>, ultra-low gate leakage current of below  $10^{-10}$ A, and continuous measurement stability. Device A with  $L_G = 2\mu m$  showed slightly larger output current and maximum  $g_m$  than device B with  $L_G = 6\mu m$  due to eliminating source/drain-gate interspaces, while device B had the lowest R<sub>on</sub> of 46.20  $\Omega$ ·mm among reported 6- $\mu$ m H-diamond MOSFETs with a gate dielectric prepared at high temperature ( $\geq$  300 °C). A simple model of I<sub>D</sub> was used to analyze the physics of this behavior. The average breakdown field was about 0.72 MV/cm for device A and 10.8 MV/cm for device B.

# ACKNOWLEDGMENT

(Zeyang Ren and Qi He contributed equally to this work.)

# REFERENCES

- [1] J. Isberg, J. Hammersberg, E. Johansson, T. Wikström, D. J. Twitchen, A. J. Whitehead, S. E. Coe, G. A. Scarsbrook, "High carrier mobility in single-crystal plasma-deposited diamond," *Science*, vol. 297, no. 5587, pp. 1670–1672, Sep. 2002, doi: 10.1126/science.1074374.
- [2] M. Kasu and N. Kobayashi, "High mobility and high crystalline-quality chemical-vapor-deposition grown homoepitaxial diamond," *Diam. Relat. Mater.*, vol. 12, no. 3, pp. 413–417, Mar./Jul. 2003, doi: 10.1016/S0925-9635(02)00382-5.
- [3] S. Miyamoto, H. Matsudaira, H. Ishizaka, K. Nakazawa, H. Taniuchi, H. Umezawa, M. Tachiki, and H. Kawarada, "High performance diamond MISFETs using CaF<sub>2</sub> gate insulator," *Diamond Rel. Mater.*, vol. 12, nos. 3–7, pp. 399–402, Mar. 2003, doi: 10.1016/s0925-9635(03)00034-7.
- [4] F. Maier, M. Riedel, B. Mantel, J. Ristein, and L. Ley, "Origin of surface conductivity in diamond," *Phys. Rev. Lett.*, vol. 85, no. 16, pp. 3472–3475, Oct. 2000, doi: 10.1103/PhysRevLett.85.3472.
- [5] H. Matsudaira, S. Miyamoto, H. Ishizaka, H. Umezawa, and H. Kawarada, "Over 20-GHz cutoff frequency submicrometer-gate diamond MISFETs," *IEEE Electron Device Lett.*, vol. 25, no. 7, pp. 480–482, Jul. 2000, doi: 10.1109/led.2004.831200.
- [6] M. Nesladek, "Conventional n-type doping in diamond: State of the art and recent progress," *Semiconductor Sci. Technol.*, vol. 20, no. 2, pp. R19–R27, Feb. 2005, doi: 10.1088/0268-1242/20/2/r01.
- [7] K. Ueda, M. Kasu, Y. Yamauchi, T. Makimoto, M. Schwitters, D. J. Twitchen, G. A. Scarsbrook, and S. E. Coe, "Diamond FET using high-quality polycrystalline diamond with f<sub>T</sub> of 45 GHz and f<sub>max</sub> of 120 GHz," *IEEE Electron Device Lett.*, vol. 27, no. 7, pp. 570–572, Jul. 2006, doi: 10.1109/led.2006.876325.
- [8] K. Hirama, H. Sato, Y. Harada, H. Yamamoto, and M. Kasu, "Diamond field-effect transistors with 1.3A/mm drain current density by Al<sub>2</sub>O<sub>3</sub> passivation layer," *Jpn. J. App. Phys.*, vol. 51, no. 9, Sep. 2012, Art. no. 090112, doi: 10.1143/jjap.51.090112.
- [9] X. Yu, J. Zhou, C. Qi, Z. Cao, Y. Kong, and T. Chen, "A high frequency hydrogen-terminated diamond MISFET with *f<sub>T</sub>*/*f<sub>max</sub>* of 70/80 GHz," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1373–1376, Sep. 2018, doi: 10.1109/led.2018.2862158.

- [10] Y. Kitabayashi, T. Kudo, H. Tsuboi, T. Yamada, D. Xu, M. Shibata, D. Matsumura, Y. Hayashi, M. Syamsul, M. Inaba, A. Hiraiwa, and H. Kawarada, "Normally-off C-H diamond MOSFETs with partial C-O channel achieving 2-kV breakdown voltage," *IEEE Electron Device Lett.*, vol. 38, no. 3, pp. 363–366, Mar. 2017, doi: 10.1109/led.2017. 2661340.
- [11] J. W. Liu, M. Y. Liao, M. Imura, R. G. Banal, and Y. Koide, "Deposition of TiO2/Al2O3 bilayer on hydrogenated diamond for electronic devices: Capacitors, field-effect transistors, and logic inverters," *J. Appl. Phys.*, vol. 121, no. 22, Jun. 2017, Art. no. 224502, doi: 10.1063/1.4985066.
- [12] J. Liu, M. Liao, M. Imura, A. Tanaka, H. Iwai, and Y. Koide, "Low on-resistance diamond field effect transistor with high-k ZrO<sub>2</sub> as dielectric," *Sci. Rep.*, vol. 4, p. 6395, 2014, doi: 10.1038/srep06395.
- [13] J. W. Liu, M. Y. Liao, M. Imura, H. Oosato, E. Watanabe, A. Tanaka, H. Iwai, and Y. Koide, "Interfacial band configuration and electrical properties of LaAlO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/hydrogenated-diamond metaloxide-semiconductor field effect transistors," *J. Appl. Phys.*, vol. 114, no. 8, Aug. 2013, Art. no. 084108, doi: 10.1063/1.4819108.
- [14] Y.-F. Wang, X. Chang, X. Zhang, J. Fu, S. Fan, R. Bu, J. Zhang, W. Wang, H.-X. Wang, and J. Wang, "Normally-off hydrogen-terminated diamond field-effect transistor with Al<sub>2</sub>O<sub>3</sub> dielectric layer formed by thermal oxidation of al," *Diamond Rel. Mater.*, vol. 81, pp. 113–117, Jan. 2018, doi: 10.1016/j.diamond.2017.11.016.
- [15] H. Umezawa, T. Matsumoto, and S.-I. Shikata, "Diamond metal-semiconductor field-effect transistor with breakdown voltage over 1.5 kV," *IEEE Electron Device Lett.*, vol. 2014, vol. 35, no. 11, pp. 1112–1114, Nov. 2014, doi: 10.1109/led.2014.2356191.
- [16] A. Daicho, T. Saito, S. Kurihara, A. Hiraiwa, and H. Kawarada, "Highreliability passivation of hydrogen-terminated diamond surface by atomic layer deposition of Al<sub>2</sub>O<sub>3</sub>," *J. Appl. Phys.*, vol. 115, no. 22, Jun. 2014, Art. no. 223711, doi: 10.1063/1.4881524.
- [17] J. Liu, H. Ohsato, X. Wang, M. Liao, and Y. Koide, "Design and fabrication of high-performance diamond triple-gate field-effect transistors," *Sci. Rep.*, vol. 6, no. 1, Dec. 2016, Art. no. 34757, doi: 10.1038/srep34757.
- [18] Z. Ren, G. Yuan, J. Zhang, L. Xu, J. Zhang, W. Chen, and Y. Hao, "Hydrogen-terminated polycrystalline diamond MOSFETs with Al<sub>2</sub>O<sub>3</sub> passivation layers grown by atomic layer deposition at different temperatures," *AIP Adv.*, vol. 8, no. 6, Jun. 2018, Art. no. 065026, doi: 10.1063/ 1.5037925.
- [19] H. Ye, M. Kasu, K. Ueda, Y. Yamauchi, N. Maeda, S. Sasaki, and T. Makimoto, "Temperature dependent DC and RF performance of diamond MESFET," *Diamond Rel. Mater.*, vol. 15, nos. 4–8, pp. 787–791, Apr. 2006, doi: 10.1016/j.diamond.2006.01.002.
- [20] A. Aleksov, A. Denisenko, U. Spitzberg, T. Jenkins, W. Ebert, and E. Kohn, "RF performance of surface channel diamond FETs with sub-micron gate length," *Diam. Relat. Mater.*, vol. 11, nos. 3–6, pp. 382–386, Mar./Jun. 2002, doi: 10.1016/s0925-9635(01)00644-6.
- [21] H. Kawarada, T. Yamada, D. Xu, Y. Kitabayashi, M. Shibata, D. Matsumura, M. Kobayashi, T. Saito, T. Kudo, M. Inaba, and A. Hiraiwa, "Diamond MOSFETs using 2D hole gas with 1700V breakdown voltage," in *Proc. 28TH ISPSD*, Prague, Czech Republic, Jun. 2016, pp. 483–486, doi: 10.1109/ISPSD.2016.7520883.
- [22] M. Syamsul, Y. Kitabayashi, T. Kudo, D. Matsumura, and H. Kawarada, "High voltage stress induced in transparent polycrystalline diamond field-effect transistor and enhanced endurance using thick Al<sub>2</sub>O<sub>3</sub> passivation layer," *IEEE Electron Device Lett.*, vol. 2017, vol. 38, no. 5, pp. 607–610, May 2017, doi: 10.1109/led.2017.2685081.
- [23] Y.-F. Wang, W. Wang, X. Chang, H. N. Abbasi, X. Zhang, R. Wang, and H.-X. Wang, "Performance of hydrogen-terminated diamond MOSFET with bilayer dielectrics of YSZ/Al2O3," *Diamond Rel. Mater.*, vol. 99, Nov. 2019, Art. no. 107532, doi: 10.1016/j.diamond.2019.107532.
- [24] N. C. Saha and M. Kasu, "Improvement of the Al<sub>2</sub>O<sub>3</sub>/NO<sub>2</sub>/H-diamond MOS FET by using au gate metal and its analysis," *Diamond Rel. Mater.*, vol. 92, pp. 81–85, Feb. 2019, doi: 10.1016/j.diamond.2018.12.017.
- [25] Z. Ren, D. Lv, J. Xu, J. Zhang, J. Zhang, K. Su, C. Zhang, and Y. Hao, "High temperature (300°C) ALD grown Al<sub>2</sub>O<sub>3</sub> on hydrogen terminated diamond: Band offset and electrical properties of the MOSFETs," *Appl. Phys. Lett.*, vol. 116, no. 1, Jan. 2020, Art. no. 013503, doi: 10.1063/1.5126359.
- [26] H. Kawarada, H. Tsuboi, T. Naruo, T. Yamada, D. Xu, A. Daicho, T. Saito, and A. Hiraiwa, "C-H surface diamond field effect transistors for high temperature (400°C) and high voltage (500°V) operation," *Appl. Phys. Lett.*, vol. 105, no. 1, Jul. 2014, Art. no. 013510, doi: 10.1063/1.4884828.

- [27] K. Hirama, H. Takayanagi, S. Yamauchi, Y. Jingu, H. Umezawa, and H. Kawarada, "High-performance p-channel diamond MOSFETs withalumina gate insulator," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2007, pp. 873–876, doi: 10.1109/IEDM.2007.4419088.
- [28] A. Mohanbabu, N. Mohankumar, D. Godwin raj, P. Sarkar, and K. S. Saha, "Efficient III-Nitride MIS-HEMT devices with high-k gate dielectric for high-power switching boost converter circuits," *Superlattices Microstruct.*, vol. 103, pp. 270–284, Mar. 2017, doi: 10.1016/j.spmi.2017.01.043.
- [29] A. Mohanbabu, N. Mohankumar, D. Godwin raj, and P. Sarkar, "Investigation of enhancement mode HfO<sub>2</sub> insulated *N*-polarity GaN/InN/GaN/In<sub>0.9</sub>Al<sub>0.1</sub>N heterostructure MISHEMT for high-frequency applications," *Phys. E, Low-Dimensional Syst. Nanostruct.*, vol. 92, pp. 23–29, Aug. 2017, doi: 10.1016/j.physe.2017.05.005.



**ZEYANG REN** received the B.Eng. and Ph.D. degrees in microelectronics and solid state electronics from Xidian University, Xi'an, China, in 2014 and 2018, respectively. His current research interest includes wide gap-band semiconductor materials and devices.



**QI HE** received the B.Eng. degree from Xidian University, Xi'an, China, where he is currently pursuing the Ph.D. degree with the School of Microelectronics.



**JIAMIN XU** received the B.Eng. degree from Xidian University, Xi'an, China, where he is currently pursuing the M.S. degree with the School of Microelectronics.



**GUANSHENG YUAN** received the B.S. degree from the Shandong University of Science and Technology, Qingdao, China, in 2014. He is currently pursuing the M.S. degree with the School of Microelectronics, Xidian University, Xi'an, China.



**JINFENG ZHANG** received the B.S. degree in electronic science and technology and the Ph.D. degree in microelectronics and solid state electronics from Xidian University, Xi'an, China, in 2000 and 2006, respectively. Her research interests include diamond and III–V nitride semiconductor materials and devices.



**JINCHENG ZHANG** (Member, IEEE) received the M.S. and Ph.D. degrees from Xidian University, Xi'an, China, in 2001 and 2004, respectively. He is currently a Professor with Xidian University. His current research interests include wide gap-band semiconductor GaN and diamond materials and devices.



**YUE HAO** (Senior Member, IEEE) is currently a Professor of microelectronics and solid state electronics with Xidian University, Xi'an, China. He is the Academician of the Chinese Academy of Sciences. His current research interests include wide gap-band materials and devices, advanced CMOS devices and technology, semiconductor device reliability physics, and failure mechanism and organic electronics.

• • •



**KAI SU** received the B.S. degree from the Harbin Institute of Technology, in 2010, and the M.S. degree in microelectronics from Sichuan University, in 2013. He is currently pursuing the Ph.D. degree with the School of Microelectronics, Xidian University, Xi'an, China.