

Received December 24, 2019, accepted January 8, 2020, date of publication January 13, 2020, date of current version January 27, 2020. *Digital Object Identifier 10.1109/ACCESS.2020.2966026*

# Low Power and Ultrafast Multi-State Switching in nc-Al Induced  $Al_2O_3/Al_xO_y$  Bilayer Thin Film RRAM Device

## WEI ZHU<sup>®</sup>[,](https://orcid.org/0000-0002-3243-5362) JIE LI®, XIA[O](https://orcid.org/0000-0002-1139-8320)BO XU®, LIN ZHANG®, AND YI ZHAO®

School of Electronic and Control Engineering, Chang'an University, Xi'an 710064, China Corresponding author: Wei Zhu (wzhu@chd.edu.cn)

This work was supported in part by the National Natural Science Foundation of China under Grant 61704010, and in part by the Natural Science Foundation of Shaanxi Province under Grant 2017JQ6004, Grant 2018JM5165, Grant 2018JZ6004, and Grant 2018JM6067.

**ABSTRACT** Low power and ultrafast multi-state storage resistive switching memory (RRAM) device had been developed based on  $A1/A1_2O_3/A1_xO_y/A1$  structure. Both of  $A1_2O_3$  and Al nanocrystal (nc-Al) induced  $\text{Al}_x\text{O}_y$  thin films were deposited by RF sputtering. The nc-Al  $\text{Al}_x\text{O}_y$  based RRAM device showed typical unipolar switching behavior which was due to conductive filaments (CFs) connected and broke in  $Al_2O_3/Al_xO_y$  layers. An additional 30 nm  $Al_2O_3$  thin film would deposit on  $Al_xO_y$  film to form bi-layer structure, in which the multi-state switching could be observed by applying different voltage pulses on it. In this study, a 15 V pulse with 600 ps width could trigger RRAM device switch from high resistance state(HRS)to next intermediate resistance state (IRS), the device could finally switch to LRS after continuous pulse simulation. Such switching from HRS to LRS was called ''writing'' process as data would be stored in RRAM device after this process. A longer but lower amplitude voltage pulse was required to make device switch from LRS to HRS which was called "erasing" process, as data would be eliminated after this process. The multi-state switching was corresponding internal switching between these IRSs during ''writing'' and "erasing" process. The multi-level resistances might be caused by partially formed CFs in  $Al_2O_3/Al_xO_y$ layers. The distribution of CFs could be controlled by controlling the shape of pulse voltage to achieve this multi-state storage. This bilayer structured RRAM device had good endurance and retention performances at both room and high temperatures.

**INDEX TERMS** Multi-state switching, nc-Al, RRAM.

### **I. INTRODUCTION**

Nowadays, metal oxides based RRAM has many advantages in terms of the simple composition, facile fabrication process and excellent compatibility with current CMOS technology [1]–[6]. Among these metal oxides materials,  $Al_2O_3$  as popular high-k material is found to exhibit typical switching property in some studies [7]–[9]. Based on the operating electrical polarity for resistance switching, RRAM can be classified into two different types: bipolar resistance switching (BRS) [10]–[12] and unipolar resistance switching (URS) [13]–[15]. For BRS, the off and on resistance states could be achieved only after applying voltages with certain polarities. It shows faster switching speed, lower operation energy cost and better endurance and uniformity properties. While for URS mode, owing to the single polarity operation, it allows RRAM with

The associate editor coordinating the [rev](https://orcid.org/0000-0001-6893-7199)iew of this manuscript and approving it for publication was Yue Zhang

crossbar structure to support large-scale integrated circuits design.

Beneficial to high density data storage, multi-state switching had been demonstrated in both BRS [16]–[19] and URS [20], [21] devices. The possibility of having multiple resistance states in a single RRAM memory cell enables it to achieve high-density memory for multilevel information processing and data storage applications. Instead of only scaling down the dimensions of a memory cell for highdensity memories, the utilization of IRSs between HRS and LRS to realize multi-state storage within single RRAM cell is an efficient solution to increase the storage density of the memory devices. However, for single layer Aluminum oxide based unipolar RRAM device, the multi-state switching is rarely to observe [9]. The variability in current-voltage (*I-V*) measurement is hardly to form stable multi-state storage in device operation. A new structured RRAM device need to be developed to solve this problem. In this way,



FIGURE 1. (a) XPS and (b) TEM results of nc-Al induced Al<sub>X</sub>O<sub>v</sub> thin film. The diameter of nc-Als are around 5-10 nm.

low power and ultrafast multi-state switching in  $A1/A1_2O_3$ /nc-Al  $A1_xO_y/A1$  bilayer RRAM device has been demonstrated in this paper, which is rarely to be published before. Such multi-state RRAM is good candidate of next generation memory device.

#### **II. EXPERIEMNT**

A 500nm Al film is deposited on p-type silicon wafer by using e-beam evaporation.  $\text{Al}_x\text{O}_y$  layer is deposited by RF sputtering with 99.99% pure Al target. The flow gas rate  $Ar:O<sub>2</sub>$  is 50:1 sccm and base pressure is about 1 Pa. The sputtering power kept at 150 W. A 200 ◦C 2 min annealing process is followed after  $Al_xO_y$  deposited to form nc-Al inside the film. The second  $Al_2O_3$  layer is deposited by RF sputtering with pure  $Al_2O_3$  target. The power keeps at 200 W and base pressure is 1 Pa. The thickness of  $\text{Al}_x\text{O}_y$  and  $\text{Al}_2\text{O}_3$  thin film are both equal to ∼30 nm. The thickness is measured by step profiler. The top circle electrode Al is deposited by using E-beam evaporation with diameter 100  $\mu$ m and thickness 500 nm. The *I-V* measurement is executed by Keithly 4200 at room (25  $\degree$ C) and high temperature (85  $\degree$ C).

#### **III. DISCUSSION**

The Figure 1(a) shows the XPS results of  $\text{Al}_x\text{O}_y$  thin film. There are two peaks of Al-O (74.6 eV) and metallic Al (72.4 eV) are observed, which indicates  $Al_xO_y$  layer is high of Al concentration film. It is because nc-Al will form and embedded in  $\text{Al}_x\text{O}_y$  film after annealing process. These nc-Als could be part of CFs which are basic condition of URS occurs. To prove exist of nc-Al, the TEM result of  $\text{Al}_x\text{O}_y$  layer is shown in inset of Figure 1(b). The nc-Als with diameter  $\sim$ 5-10 nm could be observed clearly. The Al<sub>2</sub>O<sub>3</sub> layer is an ordinary film which is not shown here.

Figure 2(a) shows the schematic diagram of the bilayer RRAM structure, where the Al is served as bottom and top electrodes. Figure 2(b) and (c) show the URS behavior at room temperature. The multi-state storage can be realized by controlling the compliance current  $(I_c)$ . Prior to the test, an electroforming at ∼8 V with compliance current 50mA is utilized to trigger stable URS. After forming process, the I-V measurement of  $Al/Al_2O_3/nc-Al Al_xO_y/Al$ bilayer RRAM device exhibits typical unipolar switching. The switching process from the HRS to LRS and from LRS to HRS are corresponding to set and reset process as shown in Figure 2(b) and (c) respectively. For the oxide film-based URS RRAM device, it is suggested that by setting different I<sup>c</sup> during set and reset process, the statuses of CFs can be controlled to obtain multiple resistance states [22]–[24].

The I<sub>c</sub> is setting to 10  $\mu$ A, 100  $\mu$ A, 1 mA and 10 mA in both set and reset processes. In the set process, the voltage biased from 0 V to 3.5 V with step of 0.01 V as shown in Figure 2(b). The initial resistances are almost same. From this figure, it is clear to see that higher  $I_c$  of 10 mA will cause switching occur earlier at  $V_{\text{set}}$  equal to 1.4 V. As I<sub>c</sub> decreased to 10  $\mu$ A, the V<sub>set</sub> will increased to 2.8 V. It seems RRAM need less time to switch-on at higher  $I_c$ . The reset process is shown in Figure 2(c). As  $I_c$  increased, the  $V_{reset}$  will decrease from 1.2 V to 0.5 V accordingly. It means a higher  $I_c$  may cause device switch-off faster, which is similar with the situation in set process. It is necessary to point out the breakdown of CFs is mainly dependent on power consumed on device not only depend on the value of  $V_{reset}$ . Even the higher  $I_c$  caused lower  $V_{\text{reset}}$ , the power work on it is still quite high. From these tow figures, it conclude that the device will experienced faster switching on and off in voltage biasing measurement if higher I<sub>c</sub> applied.

The mechanism of multi-states could be explained in Figure 2(d). The initial state is high resistance state (HRS) in which only little Al vacancy ( $V_{Al}^-$ ) and oxygen vacancy ( $V_o^+$ ) exist in  $Al_2O_3$  and nc-Al  $Al_xO_y$  layers respectively. Both of  $V_{\text{Al}}^-$  and  $V_{\circ}^+$  could be part of CFs as ion migration is the key point in switching mechanism [25], [3]. However, the more accurate mechanism needs further study in our future work. As shown in IRS1 state, when top electrode applied positive voltage,  $V_{\text{Al}}^-$  will accumulate at interface of top electrode and  $Al_2O_3$  layer, the growth direction of CFs is from top electrode to bottom electrode. At the other side electrode, the  $V_0^+$  will accumulate at interface between bottom electrode and  $\text{Al}_x\text{O}_y$  layer. The CFs growth direction will point from bottom electrode to top electrode. As the  $I_c$  increased, the CFs in IRS2 state will continuously grow in the indicated direction. The IRS1 and IRS2 are different internal resistance states with different  $I_c$  applied, in which partially CFs will form with different shapes. Obviously, the IRS2 state will get higher conductance than IRS1 state which is corresponding with previous result, that is higher  $I_c$  will produce stronger CFs and make device conductance increased. To breakdown strong CFs need more power than delicate ones. One more thing need to point out is that the IRSs in our device should



**FIGURE 2.** (a) Device structure with typical MIM sandwich structure; (b) the set process at different Ic equal to 10 µA, 100 µA, 1 mA and 10 mA; (c) the reset process at different I<sub>c</sub> equal to 10  $\mu$ A, 100  $\mu$ A, 1 mA and 10 mA; (d) the mechanism of multi-states in Al<sub>2</sub>O<sub>3</sub>/nc-Al Al<sub>x</sub>O<sub>y</sub> bilayer RRAM device, the partially formed CFs will affect device conductance as while.

be more than two states (IRS1 and IRS2), which is totally dependent on the formation of CFs in  $Al_2O_3/Al_xO_y$  layers. In this way, it is possible to develop multi-state RRAM to multi-bit memory device in the future. When CFs connected the top and bottom electrodes, the device will switch to LRS finally. It could be achieved when device goes through high enough I<sub>c</sub> and voltage biasing.

Figure 3(a) and (b) are statistic graphs of  $V_{reset}$ ,  $V_{set}$ and  $I_c$ . From the figures, both  $V_{reset}$  and  $V_{set}$  are reduced with decreased I<sub>c</sub>. However, there is no strong evidence to define the set and reset voltages are dependent on  $I_c$ , the switching parameters should be more relate to f CFs formed and broke in film itself. For certain device,  $V_{\text{reset}}$  and  $V_{\text{se}}$  exhibit correlation with  $I_c$ , that is the higher  $I_c$  may result lower  $V_{reset}$  and V<sub>set</sub> as required power consumption is fixed.

The multi-state resistances of this RRAM device measured at 0.1 V is summarized in Figure 3(c). The measured HRS resistance is  $\sim$ 3×10<sup>7</sup> $\Omega$ . When I<sub>c</sub> is setting equal to 0.01 mA, 0.1 mA, 1 mA and 10 mA, the measured resistance are equal to ~4 ×10<sup>4</sup> $\Omega$ , ~7 × 10<sup>3</sup> $\Omega$ , ~1 × 10<sup>3</sup> $\Omega$  and ~2 × 10<sup>2</sup> $\Omega$ respectively. From this figure, it is clear to see that these multi-states are quite stable and could be distinguished with each other obviously. Such multi-states could be obtained by setting different  $I_c$  value for our device. At the meanwhile, the device could also switch from HRS to IRS1, IRS2 until to LRS by applying continuously increased voltage pulses as shown in Figure 3(d). The voltage pulses of  $5 \text{ V}$ ,  $7 \text{ V}$ ,



**FIGURE 3.** (a) Statistic graph of reset voltage and compliance current; (b) statistic graph of set voltage and compliance current; (c) resistance distribution obtained form 80 sweep cycles; (d) the device conductance increased with increasing applied positive pulse voltage.

9 V, 11 V, 13 V and 15 V with width of 1  $\mu$ s are applied to device successively. The device conductance is found to increase with the increased value of applied pulse voltage. It means the switching between these IRSs could be controlled by voltage pulse as while. A pulse-controlled RRAM is really important in memory device development. At the same time, the future RRAM also need faster switching speed in practical applications which will be investigated in following part.



**FIGURE 4.** (a) The set and (b) reset resistance as a function of pulse width for different pulse voltage; (c) pulse widths needed to trigger the set and (d) reset switching successfully. The red line indicated the measured date agree with fitting data very well.

Compare with the DC voltage biasing mentioned in Figure 2, single voltage pulse is more desirable due to its high operation speed and low power consumption. Figure 4(a) and (b) shows the resistance switching as function of pulse width in set and reset process. The trigger of the set and reset process is successfully defined if the device resistance meets the on-off ration higher than  $10^2$  for different pulse amplitude. In Figure 4(a), the device could switch from HRS to LRS with different voltage pulse amplitudes. The pulse width (i.e., switching time) to trigger such switching will decrease from  $1 \times 10^{-7}$  s to 6  $\times 10^{-10}$  s when the pulse voltage increased from 5 V to 15 V. That means the set switching speed will increase when applied pulse voltage increased. A similar phenomenon could be observed in reset switching process as shown in Figure 4(b). When the pulse voltage increased from 2 V to 11 V, the pulse width will decrease from  $1 \times 10^{-6}$  s to  $8 \times 10^{-10}$  s. The reset switching time will decrease with increased applied pulse voltage as while. Figure 4(c) and (d) summarizes the pulse widths needed to successfully trigger the set and reset switching at different pulse amplitudes. It is obvious that increasing pulse amplitude results in faster switching speed. The pulsecontrolled switching need higher pulse voltage and much quicker operation time compare with DC biasing ( $\sim$  25 s per loop with 0-3 V biasing range). The URS switching with high on-off ration ( $\sim 10^4$ ) were achieved for both set and reset process with applied pulse voltage 15 V and 11 V and the pulse widths (switching time)  $\sim$  500-800 ps respectively. In this way, the  $Al_2O_3/nc$ -Al  $Al_xO_y$  bilayer based RRAM may be potential candidate for nest generation of low power and ultrafast multi-state switching memory device. To further understand the switching behavior in the set and reset process, a physical model used to describe the results of voltagedependent switching time. An exponential dependence of the switching probability on applied voltage has been commonly observed in different experiments. Thus, the set switching

time could be given as [26]:

$$
t_{set} = t_0 \exp[-(V/V_0)] \tag{1}
$$

where V is the voltage across the RRAM device,  $V_0$  is related to the difficulty of CFs forming and the constant  $t_0$  corresponds to the extrapolated characteristic time in the absence of applied voltage. As shown in Figure 4(c), the fitted curve calculated with Equation (1) well agrees with the experimental results, which shows the exponential dependence between the pulse amplitude and switching time in set process. While for the reset process, the broken of CFs is driven by the Joule Heating produced in voltage pulse applied. The reset switching time is given by [26]:

$$
t_{resett} = (\varphi_0/2V_G)exp(E_a/k_BT)
$$
 (2)

where the  $E_a$  is the activation energy of the CFs dissolution process,  $\varphi_0$  is the initial size of the filament and the prefactor  $V_G$  is a diffusion parameter. In this equation, the filament temperature T could be given by:

$$
T = T_0 + V_{reset}^2(R_{th}/R_{off})
$$
 (3)

where  $T_0$  is the ambient temperature,  $R_{off}$  is the off-state resistance and  $R<sub>th</sub>$  is the equivalent thermal resistance of the filament. The fitting curve of  $V_{reset}$  and  $\tau_{reset}$  is shown in Figure 4(d), which is in good agreement with measured data. According to this result, faster operation speed could be achieved if further increasing the voltage amplitude. However, the device breakdown should be avoided at the same time.

The Figure 5 exhibits the endurance and retention characteristics under ultrafast cyclic pulse switching measurement at room temperature (25 °C) and high temperature (85 °C). As shown in Figure 5(a), the voltage pulse of 15 V/600 ps for set process is used to switch device from HRS to LRS, followed by the voltage pulse of 10 V/800 ps for reset process which is used to switch device from LRS back to HRS. The operation speed is faster than normal memory device (∼ ns). According to the results, the power consumption of set and reset process for single RRAM device could be as low as 26 nW and 2  $\mu$ W respectively, which are quite low compared with normal electronic devices. The resistance will be measured at 0.2 V after each set and reset pulses. The HRS and LRS will keep at  $\sim$  40 M $\Omega$  and  $\sim$  6 k $\Omega$ respectively. The device showed good stability at room temperature when twenty cyclic pulses applied. At 85 ◦C, the measured data is more variable as more serious thermally activated process at high temperature will accelerate the generation and broken of CFs. In spite of that, the on-off ratio at high temperature could keep at  $>10^3$  which is high enough in practical applications. The endurance studies with more pulses are applied at room and high temperatures are shown in Figure 5(c) and (d) respectively. The on-off ratio could keep high enough after  $10^4$  cycles even at high temperature. The device retention property at room and high temperatures are shown in Figure 5(e) and (f). There is no obvious data



**FIGURE 5.** The repeatability of the set and reset operations with 15 V/600 ps and 10 V/800 ps with twenty cycles at (a) room temperature and (b) at 85 °C; the endurance properties with 10<sup>4</sup> cycles at (c) room temperature and (d) at 85 °C; the retention properties after 10<sup>4</sup> s at (e) room temperature and (f) at 85  $^{\circ}$  C.

degradation observed after  $10^4$  s even at 85 °C. In this way, the  $Al_2O_3$ /nc-Al  $Al_xO_y$  bilayer RRAM showed good endurance and retention characteristics to be next generation of memory device.

#### **IV. CONCLUSION**

The  $Al_2O_3$ /nc-Al  $Al_xO_y$  bilayer structure RRAM device showed multi-state by controlling its compliance current during voltage biasing. However, such multi-state also could be achieved by applying different amplitudes voltage pulses. The switching time could be as low as 600 ps to make  $Al_2O_3$ /nc-Al  $Al_xO_y$  bilayer structure RRAM device as ultrafast and low power switching device. The endurance and retention characteristics were measured at both RT and high temperature, which is quite stable and no obvious data degradation observed.

#### **REFERENCES**

- [1] F. Gul, "Carrier transport mechanism and bipolar resistive switching behavior of a nano-scale thin film TiO<sub>2</sub> memristor," *Ceramics Int.*, vol. 44, no. 10, pp. 11417–11423, Jul. 2018.
- [2] D. Zhou, F. Chen, S. Han, W. Hu, Z. Zang, Z. Hu, S. Li, and X. Tang, ''Resistive switching characteristics of AgInZnS nanoparticles,'' *Ceramics Int.*, vol. 44, pp. S152–S155, Nov. 2018.
- [3] M. Qi, Y. Tao, Z. Q. Wang, H. Y. Xu, X. N. Zhao, W. Z. Liu, J. A. Ma, and Y. C. Liu, "Highly uniform switching of HfO<sub>2−*x*</sub> based RRAM achieved through Ar plasma treatment for low power and multilevel storage,'' *Appl. Surf. Sci.*, vol. 458, pp. 216–221, 2018.
- [4] W. Banerjee, W. F. Cai, X. L. Zhao, Q. Liu, H. B. Lv, S. B. Long, and M. Liu, ''Intrinsic anionic rearrangement by extrinsic control: Transition of RS and CRS in thermally elevated TiN/HfO2/Pt RRAM,'' *Nanoscale*, vol. 9, pp. 18908–18917, 2017.
- [5] P. Bousoulas, I. Michelakaki, E. Skotadis, M. Tsigkourakos, and D. Tsoukalas, ''Low-power forming free TiO2−*<sup>x</sup>* /HfO2−*y*/TiO2−*<sup>x</sup>* -trilayer RRAM devices exhibiting synaptic property characteristics,'' *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3151–3158, Aug. 2017.
- [6] F. García-Redondo and M. López-Vallejo, "Self-controlled multilevel writing architecture for fast training in neuromorphic RRAM applications,'' *Nanotechnology*, vol. 29, no. 40, Oct. 2018, Art. no. 405203.
- [7] A. Rodrigues, Y. Santos, C. Rodrigues, and M. Macêdo,  $4l_2O_3$  thin film multilayer structure for application in RRAM devices,'' *Solid-State Electron.*, vol. 149, pp. 1–5, Nov. 2018.
- [8] W. Zhu, T. P. Chen, Z. Liu, M. Yang, Y. Liu, and S. Fung, ''Resistive switching in aluminum/anodized aluminum film structure without forming process,'' *J. Appl. Phys.*, vol. 106, no. 9, Nov. 2009, Art. no. 093706.
- W. Zhu, T. P. Chen, M. Yang, Y. Liu, and S. Fung, "Resistive switching behavior of partially anodized aluminum thin film at elevated temperatures,'' *IEEE Trans. Electron Devices*, vol. 59, no. 9, pp. 2363–2367, Sep. 2012.
- [10] S. Srivastava, J. P. Thomas, N. F. Heinig, and K. T. Leung, "Highperformance single-active-layer memristor based on an ultrananocrystalline oxygen-deficient TiOx film,'' *ACS Appl. Mater. Inter.*, vol. 9, no. 42, pp. 36989–36996, Oct. 2017.
- [11] A. Wedig, M. Luebben, D.-Y. Cho, M. Moors, K. Skaja, V. Rana, T. Hasegawa, K. K. Adepalli, B. Yildiz, R. Waser, and I. Valov, ''Nanoscale cation motion in TaO<sub>x</sub>, HfO<sub>x</sub> and TiO<sub>x</sub> memristive systems," *Nature Nanotech.*, vol. 11, no. 1, pp. 67–74, Jan. 2016.
- [12] G. Niu, M. A. Schubert, S. U. Sharath, P. Zaumseil, S. Vogel, C. Wenger, E. Hildebrandt, S. Bhupathi, E. Perez, L. Alff, M. Lehmann, T. Schroeder, and T. Niermann, ''Electron holography on HfO2/HfO2−*<sup>x</sup>* bilayer structures with multilevel resistive switching properties,'' *Nanotechnology*, vol. 28, no. 21, May 2017, Art. no. 215702.
- [13] J.-Y. Chen, C.-L. Hsin, C.-W. Huang, C.-H. Chiu, Y.-T. Huang, S.-J. Lin, W.-W. Wu, and L.-J. Chen, ''Dynamic evolution of conducting nanofilament in resistive switching memories,'' *Nano Lett.*, vol. 13, no. 8, pp. 3671–3677, Aug. 2013.
- [14] J.-Y. Chen, C.-W. Huang, C.-H. Chiu, Y.-T. Huang, and W.-W. Wu, ''Switching kinetic of VCM-based memristor: Evolution and positioning of nanofilament,'' *Adv. Mater.*, vol. 27, no. 34, pp. 5028–5033, Sep. 2015.
- [15] L. Zhang, L. Zhu, X. Li, Z. Xu, W. Wang, and X. Bai, "Resistive switching mechanism in the one diode-one resistor memory based on p-Si/n-ZnO heterostructure revealed by *in-situ* TEM,'' *Sci. Rep.*, vol. 7, Mar. 2017, Art. no. 45143.
- [16] L. Zhao, H.-Y. Chen, S.-C. Wu, Z. Jiang, S. Yu, T.-H. Hou, H.-S.-P. Wong, and Y. Nishi, ''Multi-level control of conductive nano-filament evolution in HfO<sup>2</sup> ReRAM by pulse-train operations,'' *Nanoscale*, vol. 6, no. 11, pp. 5698–5702, Mar. 2014.
- [17] A. Prakash, J. Park, J. Song, J. Woo, E.-J. Cha, and H. Hwang, "Demonstration of low power 3-bit multilevel cell characteristics in a TaO*<sup>x</sup>* -based RRAM by stack engineering,'' *IEEE Electron Device Lett.*, vol. 36, no. 1, pp. 32–34, Jan. 2015.
- [18] M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, U.-I. Chung, I.-K. Yoo, and K. Kim, ''A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5−*<sup>x</sup>* /TaO2−*<sup>x</sup>* bilayer structures,'' *Nature Mater.*, vol. 10, no. 8, pp. 625–630, Aug. 2011.
- [19] V. K. Nagareddy, M. D. Barnes, F. Zipoli, K. T. Lai, A. M. Alexeev, M. F. Craciun, and C. D. Wright, ''Multilevel ultrafast flexible nanoscale nonvolatile hybrid graphene oxide–titanium oxide memories,'' *ACS Nano*, vol. 11, no. 3, pp. 3010–3021, Mar. 2017.
- [20] W. Chien, Y. Chen, E. Lai, Y. Yao, P. Lin, S. Horng, J. Gong, T. Chou, H. Lin, M. Chang, Y. Shih, K. Hsieh, R. Liu, and C.-Y. Lu, ''Unipolar switching behaviors of RTO WO*<sup>X</sup>* RRAM,'' *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 126–128, Feb. 2010.
- [21] Y.-S. Chen, P.-S. Chen, H.-Y. Lee, T.-Y. Wu, K.-H. Tsai, F. Chen, and M.-J. Tsai, ''Enhanced endurance reliability and low current operation for AlO*<sup>x</sup>* /HfO*<sup>x</sup>* based unipolar RRAM with Ni electrode,'' *Solid-State Electron.*, vol. 94, pp. 1–5, Apr. 2014.
- [22] H. Abbas, A. Ali, J. Jung, Q. Hu, M. R. Park, H. H. Lee, T.-S. Yoon, and C. J. Kang, ''Reversible transition of volatile to non-volatile resistive switching and compliance current-dependent multistate switching in IGZO/MnO RRAM devices,'' *Appl. Phys. Lett.*, vol. 114, no. 9, Mar. 2019, Art. no. 093503.
- [23] Y. She, Y. Peng, B. Tang, W. Hu, J. Qiu, X. Tang, and D. Bao, ''Bipolar resistive switching effects with self-compliance and multilevel storage characteristics in Ag/MgZnO/Si structures,'' *Ceramics Int.*, vol. 44, pp. S11–S14, Nov. 2018.
- [24] Z. Chen, W. Huang, W. Zhao, C. Hou, C. Ma, C. Liu, H. Sun, Y. Yin, and X. Li, ''Ultrafast Multilevel Switching in Au/YIG/n-Si RRAM,'' *Adv. Electron. Mater.*, vol. 5, no. 2, Feb. 2019, Art. no. 1800418.
- [25] X. Yan, Q. Zhao, A. P. Chen, J. Zhao, Z. Zhou, J. Wang, H. Wang, L. Zhang, X. Li, Z. Xiao, K. Wang, C. Qin, G. Wang, Y. Pei, H. Li, D. Ren, J. Chen, and Q. Liu, "Vacancy-induced synaptic behavior in 2D WS<sub>2</sub> nanosheetbased memristor for low-power neuromorphic computing,'' *Small*, vol. 15, no. 24, Jun. 2019, Art. no. 1901423.
- [26] C. Cagli, F. Nardi, and D. Ielmini, ''Modeling of set/reset operations in NiO-based resistive-switching memory devices,'' *IEEE Trans. Electron Devices*, vol. 56, no. 8, pp. 1712–1720, Aug. 2009.



JIE LI was born in 1984. He received the B.Eng. and Ph.D. degrees from Northwestern Polytechnical University, in 2006 and 2012, respectively. He is currently an Associate Professor with the School of Electronic and Control Engineering, Chang'an University. His current research interests involve neural network model and deep learning.



XIAOBO XU received the B.A.Sc. degree in microelectronics from the Hefei University of Technology, Hefei, China, in 2006, and the M.A.Sc. degree in power electronics and power drives and the Ph.D. degree in microelectronics and solid state electronics from Xidian University, Xi'an, China, in 2009 and 2012, respectively. His research interests include the design, fabrication, and modeling of SiGe heterojunction bipolar transistors and solar cells.



LIN ZHANG received the B.A.Sc. degree in microelectronics and the master's degree from Xidian University, Xi'an, China, in 2003, and the Ph.D. degree in microelectronics from Xidian University, in 2009, under the tutelage of Prof. Y. Zhang. His research interests include SiC-based devices and integrated circuits.



WEI ZHU received the B.Eng. and Ph.D. degrees in microelectronics from Nanyang Technological University (NTU), Singapore, in 2007 and 2013, respectively. Her current research interests included memristor and thin film-based memory device. She received the National Young Found of China, for the period of 2018–2020.



YI ZHAO received the master's degree from Pierre and Marie Curie University (University Paris VI), France, in 2009, and the Ph.D. degree from the University of Toulon, France, in 2013. He has been with the School of Electronics and Control Engineering, Chang'an University, since 2014. He has also been the Co-Founder and the Chief Scientist of JYI (Shaoxing) Intelligent-Technologies, Inc., since 2018. His current researches mainly focus on machine learning, computer vision, and sensor data fusion.

 $0.0.0$