

Received November 20, 2019, accepted December 5, 2019, date of publication December 16, 2019, date of current version December 27, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2960177

# A 2.35/2.4/2.45/2.55 GHz Low-Noise Amplifier **Design Using Body Self-Biasing Technique** for ISM and LTE Band Application

YEN-CHUN WANG<sup>[0]</sup>, ZHE-YANG HUANG<sup>[02</sup>, AND TAO JIN<sup>[0]</sup>, (Senior Member, IEEE)

<sup>2</sup>Department of Wireless Connectivity, Hisilicon, Shanghai 518129, China

Corresponding author: Tao Jin (jintly@fzu.edu.cn)

This work was supported by the Fujian Straits Postdoctoral Exchange Funding Project under Contract 0480-02510517.

**ABSTRACT** This paper presents a quadruple-band low noise amplifier (LNA) which utilizes a differential pair common-source (CS) cascode amplifier to drive a LC-tank loading. The capacitors array are parallel with the LC-tank to implement the central frequency selection. The band-selection switch employs the binary voltage controlling to alter the equivalent capacitance of capacitors array of the loading LC-tank, which results in the central frequency of the LNA is switched. The body self-biasing technique is designed to minimize the noise contribution caused by the body effect of the MOS devices. In addition, the analysis of the transistors dimension ratio versus output referred 1-dB compression point ( $OP_{1-dB}$ ) is presented to describe the design of the linearity optimization in CS cascode LNA. The  $|S_{21}|$  is 16.8, 16.63, 16.78, 16.39 dB at 2.35, 2.4, 2.45, 2.55 GHz, respectively. The noise figure (NF) is under 2.75 dB between the quadrupleband mode. This proposed LNA is simulated by 55 nm RF CMOS process and consumes 3.75 mW excluding output buffer from 1.25 V supply.

12 **INDEX TERMS** CMOS, RFIC, low-noise amplifier (LNA), quadruple-band, common-source, cascode, body 13 biasing.

#### I. INTRODUCTION

3

4

6

8

10

11

Due to the increasing demands for many wireless commu-15 nication applications and standards nowadays, for examples, 16 802.11 WLAN, LTE, and BLE. Band-selection has been 17 an important function in RF transceivers. There are many 18 methodologies which have been proposed for the design of 19 dual-band LNAs [1]-[10]. However, it is more difficult than 20 dual-band LNAs to design the multi-band LNAs due to the 21 more complicated methodologies and challenges [11]-[17]. 22 One approach utilizes the series of LC-ladder configura-23 tion to achieve the tapped capacitors configuration to realize 24 a switched multi-band resonators [11]-[13]. Tzeng et al. 25 proposed a tapped capacitor topology between two load-26 ing inductors to realize a switched tri-band resonators [11]. 27 However, this topology occupies larger area than single-28 band LC-tank loading impedance. In addition, the bandwidth 29 is also restricted by the operation frequency because it is 30

The associate editor coordinating the review of this manuscript and approving it for publication was Dušan Grujić<sup>10</sup>

inversely proportional to the equivalent loading capacitance 31 of the resonator [18]. Although C. C. Chen et al. proposed 32 a gain-bandwidth product (GBW) optimization technique to 33 extend the bandwidth of the tuned amplifier, the linearity 34 weakens due to the dc bias near the triode region boundary 35 [6], [12]. Yu *et al.* proposed a switched multi-tap transformer utilized in the input matching network of an inductively 37 degenerated CS amplifier [13]. However, it also needed a 38 mutual inductance with larger area than single-band input 39 impedance matching network, which results in more man-40 ufacture cost. Another approach employs the notch filters 41 to achieve multi-band performance in a LNA [14], [15]. 42 Although this approach can achieve good noise figure and 43 stopband rejection ratios, it is based on the design of the 44 wide bandwidith including multi-band notch filter. Therefore, 45 this topology needs the costs of high power consumption and 46 large area occupation. The other approach involves the use of 47 the RF switches to achieve band-selection by the time division 48 duplex (TDD) technique [16], [17]. However, this approach 49 needs to utilize several LNAs with different output resonant 50 <sup>51</sup> frequency, and switch between each other. Hence, the area <sup>52</sup> and cost are much higher several times than single LNA.

Additionally, researchers presented the performance of the 53 operation characteristic corresponding to the forward body 54 biasing (FBB) of MOS [19]–[23]. H. Rashtian et al. proposed 55 the analysis results of the gain, linearity, and input matching 56 with FBB technique, which indicates that the linearity was 57 improved by the forward bias of the body in CS amplifier 58 [19]. T. P. Wang proposed a methodology to minimize the 59 junction leakage current and noise contribution by connect-60 ing high impedance between the device bulks and forward 61 bias [20]. In [21], H. Rashtian also proposed the analysis 62 results of the optimized noise figure by altering the voltage 63  $V_{BS}$  between the device bulks and forward bias. By this 64 method, the forward bias  $V_{BS}$  could be found with the best 65 noise performance. B. K. Kim et al. presented the third-66 order distortion cancelling methodology by FBB technique 67 in a CMOS CS amplifier [22]. However, this approach needs 68 to dissipate high current to maintain the power gain of the 69 amplifier. M. Parvizi et al. proposed the use of FBB to 70 mitigate output conductance degradation due to short chan-71 nel effects [23]. This approach could enhance the intrinsic 72 gain of LNAs. However, it needs to use a higher voltage 73 supply. 74

Hence, in order to improve the drawback of high power 75 dissipation of multi-band LNAs, a capacitance array is used 76 to achieve a band-selection function in this proposed LNA, 77 which consumes lower power than LNAs with notch filter 78 technique. In addition, the body self-biasing technique is 79 employed to minimize the noise contribution of the transistors 80 in the proposed CS cascode LNA without sacrificing the 81 linearity. The band of ISM and LTE has been applied for 82 wireless communication application due to the increasingly 83 growing of mobile device demand. According to the defi-84 nition of Industrial Scientific Medical (ISM) Band by ITU 85 Radio-communication Sector (ITU-R), there is a common 86 unlicensed wireless spectrum during 2.4-2.4835 GHz for 87 open worldwide communication [24]. For examples, both 88 of WLAN IEEE 802.11 b/g/n and Bluetooth are located at 89 2.4 GHz ISM band. In addition, by the definition of LTE 90 standard of Universal Mobile Telecommunications System 91 (UMTS) by The 3rd Generation Partnership Project (3GPP), 92 the operating band of TDD-LTE contains 2300-2400 MHz 93 (Band 40) and 2496-2690 MHz (Band 41) [25]. Therefore, 94 the proposed LNA is suitable for use in the RF receiver 95 frontend integrating 2.4/2.45 GHz ISM band as well as 96 2.35/2.55 GHz TDD-LTE band. 97

The remainder of this paper is organized as follows. 98 Section II introduces the proposed noise minimization using 99 body self-biasing technique, input impedance matching, lin-100 earity design in CS cascode amplifier, noise analysis of 101 the proposed quadruple-band CS cascode CMOS LNA. 102 Section III presents the simulation results demonstrating the 103 feasibility of the proposed technique. Section IV provides 104 conclusions. 105



FIGURE 1. The differential CS amplifier with body self-biasing schematic.



**FIGURE 2.** The simulated noise analysis about resistor  $R_{SB}$  dimension of the body self-biasing amplifier schematic.

#### **II. PRINCIPLES OF LNA DESIGN**

## A. NOISE MINIMIZATION USING BODY SELF-BIASING TECHNIQUE

Fig. 1 shows the differential input CS amplifier schematic 109 with body-self biasing, where the model of all MOS tran-110 sistors was applied with triple-well configuration including 111 deep n-well. The noise contribution from the bulk of MOS 112 cannot be ignored due to the distributed physical bulk resis-113 tance [20]. Additionally, the voltage  $V_{SB}$  between source and 114 body causes the body-effect which decreases the transcon-115 ductance of MOS. Therefore, the input-referred drain-current 116 noise factor of MOS would increase because the noise factor 117 is inversely ratio to the transconductance  $g_m$  of MOS [26], 118 which is expressed as follows: 119

$$F_{drain-current} = \frac{\gamma}{\alpha} \cdot \frac{1}{g_m R_s} \tag{1}$$

where

$$g_m = k'_n \cdot \frac{W}{L} \cdot (V_{GS} - V_t) \tag{2}$$

106

107

108



FIGURE 3. The differential common-source amplifier topology with input impedance matching network.

123 and

$$V_t = V_{t0} + \sigma \left( \sqrt{\left| 2\phi_f + V_{SB} \right|} - \sqrt{\left| 2\phi_f \right|} \right)$$
(3)

where  $g_m = g_{m,M1} = g_{m,M2}$ ,  $\alpha = g_m/g_{d0}$ ,  $g_{d0}$  is the drain-125 source conductance at  $V_{DS} = 0$ ,  $\gamma$  is the measured noise 126 coefficient of CMOS process technology,  $k'_n$  is equal to  $\mu_n C_{ox}$ 127 of the MOS, W/L is the ratio of MOS dimension,  $V_t$  is the 128 threshold voltage of the MOS,  $V_{t0}$  is the threshold voltage 129 for zero substrate bias,  $\sigma$  is the fabrication-process parameter, 130 and  $\phi_f$  is the substrate Fermi potential, respectively. By sub-131 stituting (3) into (2), we could obtain that the  $g_m$  would lower 132 while  $V_{SB}$  raises. Hence, the body-self biasing is employed 133 to make  $V_{SB} = 0$  in order to minimize the noise contribution 134 corresponding to the body-effect [21]. 135

As seen from Fig. 1, node X which is the body terminals 136 of both the MOS transistors connects to the source terminals 137 of  $M_1$  and  $M_2$  with resistors  $R_{SB}$ . Hence,  $V_{SB}$  is equal to zero 138 under common-mode condition and the node X could be seen 139 as a virtual ground in differential-mode. As above mentioned, 140 there is noise contribution due to the bulk resistance of MOS 141 transistor. Therefore, the junction leakage current and noise 142 figure could be reduced effectively by connecting the resistors 143  $R_{SB}$  [20]. Fig. 2 shows the simulated noise analysis about the 144 resistor  $R_{SB}$  dimension of the proposed paper. When  $R_{SB}$  is 145 designed to be K $\Omega$  level so that the noise contribution from 146 body resistance could be minimized. 147

### 148 **B. INPUT IMPEDANCE MATCHING NETWORK**

Fig. 3 presents the differential CS amplifier topology includ-149 ing input impedance matching network. The  $C_{gs1}$  and  $C_{gs2}$  are 150 the designed capacitors including the parasitical capacitance 151 between gate and source terminals. Hence, the source degen-152 eration differential inductor  $L_S$  and the  $C_{gs1}$  and  $C_{gs2}$  would 153 form a real part impedance with MOS conductance  $g_m =$ 154  $g_{m1} = g_{m2}$ , where the gate inductors  $L_{G1}$  and  $L_{G2}$  provide 155 a imaginary part reactance to make the resonant frequency 156

locate at 2.45 GHz. The transfer function of input impedance 157 is expressed as follows: 158

$$Z_{in}(s) = \frac{1}{sC_{in}} + R_G \parallel \left[ \frac{s^2 C_{gs} \left( \frac{L_S}{2} + L_G \right) + sg_m \frac{L_S}{2} + 1}{sC_{gs}} \right]$$
(4) 155

where  $C_{in} = C_{in1} = C_{in2}$ ,  $C_{gs} = C_{gs1} = C_{gs2}$ ,  $L_G = L_{G1} = 160$  $L_{G2}$ , and  $R_G$  is a K $\Omega$  level resistor which is much larger than 100 $\Omega$  differential characteristic impedance  $Z_S$ . Therefore, 162 the input impedance could be expressed approximately as 163 follows: 164

$$Z_{in}(s) \approx \frac{1}{sC_{in}} + \frac{s^2 + s\frac{g_m}{C_{gs}} \cdot \frac{L_S/2}{(L_S/2 + L_G)} + \frac{1}{C_{gs}(L_S/2 + L_G)}}{\frac{s}{L_S/2 + L_G}} = \frac{1}{sC_{in}} + \frac{s^2 + s\frac{\omega_{oi}}{Q_{in}} + \omega_{oi}^2}{\frac{s}{L_S/2 + L_G}}$$
(5) 166

where

$$\begin{cases} Q_{in} = \frac{2}{g_m L_S} \cdot \sqrt{C_{gs} \left(\frac{L_S}{2} + L_G\right)} \\ \omega_{oi} = \frac{1}{\sqrt{C_{gs} \left(\frac{L_S}{2} + L_G\right)}} \end{cases}$$
(6) (6)

substituting  $s = j\omega$  into (5), the input impedance transfer function could be expressed as real part and the imaginary part respectively as follows: 171

$$\begin{cases} R\left\{Z_{in}\right\} = \frac{g_m}{C_{gs}} \cdot \frac{L_S}{2} = \omega_T \cdot \frac{L_S}{2} \\ X\left\{Z_{in}\right\} = \frac{C_{gs} + C_{in}\left[1 - \omega^2 C_{gs}\left(\frac{L_S}{2} + L_G\right)\right]}{j\omega C_{in}C_{gs}} \end{cases}$$
(7) 172

Therefore, the imaginary part  $X\{Z_{in}\}$  is equal to  $1/(j\omega_{oi}C_{in})$  when  $\omega = \omega_{oi}$ . Additionally,  $C_{in}$  is a pF level capacitor which 174



FIGURE 4. The differential CS cascode amplifier topology schematic.

is almost a very small impedance in high frequency circuit. 175 Hence, the signal path through  $C_{in}$  could be seen as a short 176 circuit so that the input impedance is approximately purely 177 resistive at the middle frequency 2.45 GHz. The real part 178 of  $Z_{in}$  is shown as  $R\{Z_{in}\}$  in (6). By substituting the design 179 parameters of  $g_m = 21.8 \text{ mS}$ ,  $C_{gs} = 400 \text{ fF}$ , and  $L_S = 4.12 \text{ nH}$ 180 into (6), the input impedance  $Z_{in} = 112.3\Omega$ . Hence, the dif-181 ferential half-circuit input impedance  $56.15\Omega$  was obtained, 182 which is close to the characteristic impedance  $50\Omega$ . 183

#### C. CASCODE TOPOLOGY AND LINEARITY DESIGN 184

 $v_{DS} \geq v_{GS} - V_t$ 

Fig. 4 shows the differential CS cascode amplifier topology 185 schematic. Comparing with the single-stage CS amplifier, 186 the cascode amplifier could optimize the gain-bandwidth 187 product(GBW) by shrinking the dimension of  $M_3$  and  $M_4$  [6]. 188 However, in order to keep all of the transistors to operate at 189 saturation region that must conform the characteristic func-190 tion conditions as follows: 191

192

$$\begin{cases} i_D = \frac{1}{2} k'_n \cdot \frac{W}{L} \cdot (v_{GS} - V_t)^2 \end{cases}$$
(8)

Hence, for example, the  $V_{GS3}$  increases while  $W_{M3}$  is reduced 193 under the conditions of constant tail current source  $I_{tail}$ . 194 However, the DC operation condition of cascode amplifier 195 in Fig. 4 is as follows: 196

$$V_{DS1} = V_{DD} - V_{tail} - V_{GS3}$$
 (9)

Here,  $V_{tail}$  is the voltage produced by current source  $I_{tail}$ , and 198  $V_{DD} - V_{tail}$  is a constant. Therefore,  $V_{DS1}$  must decrease while 199  $V_{GS3}$  raises. It means that the headroom of  $V_{DS1}$  is easily 200 compressed to make  $M_1$  enter the triode region while large 201 signal inputs the cascode LNA. Therefore, the DC operation 202 conditions and the dimension of cascode transistors influence 203 seriously the linearity performance of amplifier. Fig. 5 shows 204



**FIGURE 5.** The  $OP_{1-dB}$  analysis of cascode transistors width ratio.

the simulated CS cascode LNA  $OP_{1-dB}$  analysis results ver-205 sus the ratio  $\chi$  of transistors dimension in Fig. 4. According to the analysis results, if  $\chi$  is smaller than 0.2, the linearity 207 would decrease. It is because that  $M_1$  and  $M_2$  enter triode 208 region. However, when the width of  $M_1$  and  $M_2$  is larger, 209 the linearity also reduces intensely under the same conditions 210 of ratio of  $\chi$  and current. It is because that  $V_{DS3} + V_{DS1} + V_{DS1}$ 211  $V_{tail} \approx V_{DD}$  in this proposed LNA, and there is a dc voltage 212 trade-off between  $V_{DS1}$  and  $V_{DS3}$ . Oppositely, the headroom 213 of  $V_{DS3}$  would be compressed to make linearity decrease 214 while the width of  $M_3$  increases. Especially, the dimension of 215  $M_1$  and  $M_2$  is larger, the attenuation of linearity is more obvi-216 ous. From the results of Fig. 5, we choose  $W_{M1} = 128 \ \mu \text{m}$ 217 because that the linearity is more stable than other conditions, 218 where  $\chi = 0.89$  and  $W_{M3} = 114 \ \mu \text{m}$ , so do  $M_2$  and  $M_4$ . The 219 channel length of all NMOS transistors is 60 nm. 220

#### D. FREQUENCY RESPONSE OF NOISE

Fig. 6 presents the equivalent circuit of the proposed dif-222 ferential CS cascode LNA half-circuit including the input 223 impedance matching network in Fig. 4 for noise calculation. 224 In this section, the gain of LNA is assumed to be large enough 225 at resonant frequency, and all of the transistors are designed 226 in saturation region. Hence, the noise contribution of the 227 resonator loading can be disregarded. The noise factor  $F_{LNA}$ 228 of the LNA is expressed as follows, (10)-(15), as shown at 229 the bottom of the next page, where  $i_{n,out}$  represents the total 230 output noise current composed by the noise current compo-231 nents  $i_{so}$ ,  $i_{lgo}$ ,  $i_{rgo}$ ,  $i_{lso}$ ,  $i_{nd1o}$ , and  $i_{nd3o}$ , which are produced by 232 the noise sources  $e_{Rs}$ ,  $e_{lg}$ ,  $e_{rg}$ ,  $e_{ls}$ ,  $i_{nd1}$ , and  $i_{nd3}$ , respectively. 233 These noise generators are from the parasitical resistance  $R_{lg}$ , 234  $R_{rg}$ , and  $R_{ls}$  of the circuit components as well as channel 235 thermal noise of transistors.  $F_{M1} = |\dot{i}_{nd1o}^2|/|\dot{i}_{so}^2|$  and  $F_{M3} =$ 236  $|i_{nd3o}^2|/|i_{so}^2|$  represent the noise factor contributions of  $i_{nd1o}$ 237 and  $i_{nd3o}$  corresponding to the transistors. 238

By analyzing the output noise current of the LNA of Fig. 6. 239  $\overline{|i_{so}^2|}$ ,  $|i_{nd1o}^2|$ , and  $|i_{nd3o}^2|$  could be obtained as the top of this 240 page, where  $\alpha_1$  and  $\alpha_3$  represent the ratio of  $g_m$  to  $g_{d0}$  of  $M_1$ 241 and  $M_3$ ,  $\omega_{T1} = g_{m1}/C_{gs1}$ , and  $\omega_{T3} = g_{m3}/C_{gs3}$ , respectively. 242

254



FIGURE 6. The equivalent circuit of the proposed differential CS cascode LNA half-circuit for noise calculation.

<sup>243</sup> The  $g_{d0}$  is the drain-source conductance of MOS at  $V_{DS}$  = <sup>244</sup> 0. Substituting (11)–(13) into (10),  $F_{M1}$  and  $F_{M3}$  could be <sup>245</sup> derived as (14)–(15). Finally,  $F_{LNA}$  could be obtained by <sup>246</sup> calculating the parameters.

## 247 E. PROPOSED QUADRUPLE-BAND COMMON-SOURCE 248 CASCODE LNA

Fig. 7 depicts the proposed quadruple-band LNA schematic
including the LC-tank loading with the capacitance array of
band-switching by body self-biasing technique, where the
LC-tank loading impedance provides four resonant frequencies by switching the capacitance array. The loading resonant

frequency  $f_{res}$  is expressed as follows:

$$f_{res} = \frac{1}{2\pi \cdot \sqrt{L_{load} \cdot \left(C_{load} + C_{array}\right)}} \tag{16} 25$$

where  $C_{array}$  is the equivalent capacitance of the loading <sup>256</sup> capacitance array, and the function is represented as follows: <sup>257</sup>

$$C_{array} = \begin{cases} 0; & when \ SW_0 = off, \ SW_1 = off \\ C_L; & when \ SW_0 = on, \ SW_1 = off \\ 2C_L; & when \ SW_0 = off, \ SW_1 = on \\ 3C_L; & when \ SW_0 = on, \ SW_1 = on \end{cases}$$
(17)

$$F_{LNA} = \frac{|\vec{i}_{n,out}^{2}|}{|\vec{i}_{so}|}$$

$$\approx \frac{|\vec{i}_{so} + i_{lgo} + i_{rgo} + i_{lso} + i_{nd1o} + i_{nd3o}|^{2}}{|\vec{i}_{so}^{2}|}$$

$$= 1 + \frac{|\vec{i}_{lgo}^{2}|}{|\vec{i}_{so}^{2}|} + \frac{|\vec{i}_{lso}^{2}|}{|\vec{i}_{so}^{2}|} + \frac{|\vec{i}_{nd1o}^{2}|}{|\vec{i}_{so}^{2}|} + \frac{|\vec{i}_{nd1o}^{2}|}{|\vec{i}_{so}^{2}|} + \frac{|\vec{i}_{nd3o}^{2}|}{|\vec{i}_{so}^{2}|}$$

$$= 1 + \frac{R_{lg} + R_{rg} + R_{ls}}{R_{S}} + F_{M1} + F_{M3}$$
(10)

$$\overline{\left|i_{so}^{2}\right|} = 4KTR_{S}\Delta f \cdot \left|\frac{g_{m1} \cdot \omega_{T3} \cdot C_{in}}{\left(s + \omega_{T3}\right)\left[s^{2}\left(\frac{L_{S}}{2} + L_{G}\right)C_{in}C_{gs1} + s \cdot \left(\frac{\omega_{T1}L_{S}}{2} + R_{S}\right)C_{in}C_{gs1} + C_{in} + C_{gs1}\right]}\right|$$
(11)

$$\left|i_{nd1o}^{2}\right| = 4KT\frac{\gamma}{\alpha_{1}}g_{m1}\Delta f \cdot \left|\frac{\omega_{T3}}{s+\omega_{T3}}\right|$$

$$(12)$$

$$\left|\frac{1}{2}\right| = 4KT\frac{\gamma}{\alpha_{1}}g_{m1}\Delta f \cdot \left|\frac{s}{s+\omega_{T3}}\right|^{2}$$

$$(12)$$

$$\left|i_{nd3o}^{2}\right| = 4KT\frac{\gamma}{\alpha_{3}}g_{m3}\Delta f \cdot \left|\frac{s}{s+\omega_{T3}}\right|$$
(13)

$$F_{M1} = \frac{\gamma}{g_{m1}\alpha_1 R_S C_{in}^2} \cdot \left| s^2 \left( \frac{L_S}{2} + L_G \right) C_{in} C_{gs1} + s \cdot \left( \frac{\omega_{T1} L_S}{2} + R_S \right) C_{in} C_{gs1} + C_{in} + C_{gs1} \right|^2$$
(14)

$$F_{M3} = \frac{\gamma}{g_{m3}\alpha_3 R_S C_{in}^2} \cdot \left| \left( \frac{sC_{gs3}}{g_{m1}} \right) \cdot \left[ s^2 \left( \frac{L_S}{2} + L_G \right) C_{in} C_{gs1} + s \cdot \left( \frac{\omega_{T1} L_S}{2} + R_S \right) C_{in} C_{gs1} + C_{in} + C_{gs1} \right] \right|^2$$
(15)

VOLUME 7, 2019



FIGURE 7. The proposed quadruple-band common-source cascode LNA schematic.

The capacitance array utilizes binary controlling technique 259 to alter the loading equivalent capacitance. The method of 260 two switch controlling could be used to realize four resonant 261 frequencies, where the switches are applied by deep N-well 262 (DNW) RF PMOS device. The PMOS switches of  $M_5$  and 263  $M_6$  are conducted by supplying the gate voltage between 264 0 V or 1.25 V. Therefore, the resonant frequency will follow a 265 difference of capacitance  $C_L$  while the capacitance switch is 266 adjusted step by step. The quadruple frequencies is realized 267 from (16)-(17) in this proposed LNA. In addition, we also 268 need to select the suitable dimension of loading inductor 269 L<sub>load</sub> with the maximum Q-value at the middle resonant fre-270 quency 2.4 GHz in order to maximize the equivalent loading 271 resistance and voltage gain of the LNA [27]. It is because 272 that the spiral inductor is not ideal at present CMOS process 273 technology. Therefore, we found the loading inductor  $L_{load}$ 274 size, where the inner radius = 90  $\mu$ m, coil turns = 4, line 275 width = 8  $\mu$ m, and the inductance value = 6.13 nH. Then, 276 the capacitance  $C_{load} = 371.9$  fF, and  $C_L = 49.84$  fF. 277

### 278 III. SIMULATION RESULTS

The proposed LNA was designed in a 55 nm RFCMOS process. Fig. 8 depicts the layout graph including the buffer for
measurement. The area of layout occupies 0.83 mm<sup>2</sup> excluding pads. The testing phase considers on-wafer measurements
using ground-signal-ground-signal-ground (GSGSG) on



FIGURE 8. The layout graph of the proposed quadruple-band LNA.

differential input/output and DC probes. Fig. 9-12 present the post-simulation results of the proposed LNA. Fig. 9 285 presents the post-simulated  $|S_{21}|$  in dB. The post-simulated 286 maximum  $|S_{21}|$  of the proposed LNA achieves 16.8, 16.63, 287 16.78, and 16.39 dB, which locate at 2.35, 2.4, 2.45, and 288 2.55 GHz, respectively. Fig. 10 shows the post-simulated 289  $|S_{11}|$  of the proposed LNA, which is under -12.5 dB during 2.35–2.55 GHz. Fig. 11 presents the calculated and 291



**FIGURE 9.** The post-simulated  $|S_{21}|$  of the proposed quadruple-band LNA.



**FIGURE 10.** The post-simulated  $|S_{11}|$  of the proposed quadruple-band LNA.



**FIGURE 11.** The calculated and post-simulated noise figures of the proposed quadruple-band LNA.

post-simulated NFs of the LNA, where the NFs of the four 292 switch modes are 2.54, 2.58, 2.6, and 2.75 dB at 2.35, 293 2.4, 2.45, and 2.55 GHz, respectively. There is a difference 294 about 0.5 dB of NF between calculation and post-simulation 295 due to the parasitical resistance in signal and ground path of the post-layout model. The frequency response of NF 297 during 2.35–2.55 GHz is more similar between calculation 298 and post-simulation due to the enough gain. Fig. 12 shows 299 the post-simulated input referred 1-dB compression point 300



FIGURE 12. The post-simulated IP<sub>1-dB</sub> and IIP3 of the proposed quadruple-band LNA.

TABLE 1. Performance summary of the proposed Quadruple-Band LNA.

Cap. Array	Operation	$ S_{21} $	$ S_{11} $	NF	$IP_{1-dB}$	IIP3
Function	Frequency	(dB)	(dB)	(dB)	(dBm)	(dBm)
$SW_1=on$ ,	2.35	16.8	-18.04	2.54	-17.92	-12.73
SW <sub>0</sub> =on	GHz					
$SW_1=on$ ,	2.4	16.63	-17.41	2.58	-17.79	-12.53
$SW_0=off$	GHz					
$SW_1=off$ ,	2.45	16.78	-16.37	2.6	-17.82	-12.66
SW <sub>0</sub> =on	GHz					
$SW_1=off,$	2.55	16.39	-12.53	2.75	-17.61	-12.02
$SW_0=off$	GHz					
Current	3 mA					
Dissipation	@ 1.25 V					

 $(IP_{1-dB})$  and third-order intermodulation characteristics of 301 the proposed LNA including output buffer with two-tone fre-302 quencies of 2350±20 MHz, 2400±20 MHz, 2450±20 MHz, 303 and 2550 $\pm$ 20 MHz, respectively. The post-simulated IP<sub>1-dB</sub> 304 points are -17.92 dBm at 2.35 GHz, -17.79 dBm at 2.4 GHz, 305 -17.82 dBm at 2.45 GHz, and -17.61 dBm at 2.55 GHz, 306 respectively. The post-simulated input-referred third-order 307 intercept points (IIP3) are -12.73 dBm at 2.35 GHz, 308 -12.53 dBm at 2.4 GHz, -12.66 dBm at 2.45 GHz, and 309 -12.02 dBm at 2.55 GHz, respectively. In this post-simulated 310 case, it is applied by 1.25 V supply voltage, and dissipates 311 3 mA. Summing up the above results, the performance 312 summary of each switched band in this proposed LNA is 313 presented as Table 1. 314

Table 2 summarizes the performances of the recently pub-315lished dual-band, triple-band, and quadruple-band LNAs. The316figure of merit (*FoM*) factor listed in the last row represents the comprehensive performance of the references. Here,318the *FoM* is expressed as follows:319

$$FoM = \frac{|S_{21}|_{(Abs.)} \cdot IIP3_{(mW)}}{P_{diss(mW)} \cdot (F-1)_{(Abs.)}}$$
(18) 320

where  $|S_{21}|_{(Abs.)}$  represents the average voltage gain of the referred LNA in magnitude, and  $(F - 1)_{(Abs.)}$  represents the excess noise factor in magnitude. From (18), the *FoM* is normalized to the voltage gain, IIP3, power consumption, and

TABLE 2. Performance	e summary of t	he develope	d Dual-Band	LNAs and	Tri-Band LNAs	ŝ.
----------------------	----------------	-------------	-------------	----------	---------------	----

Reference	Technology	Band-Selection	Frequency	Set	SII	NE	IIP3	Power	FoM
Keleicice	recimology	Topology	(GHz)	(dB)	(dB)   (dB)	(dB)	(dBm)	Consumption (mW)	TON
[1] MWCL	CMOS	Dual	1.8	15	-15	4	+11	28	1.68
2010 <sup>c</sup>	90nm	Band	2.0	16	-15	3.5	+11		2.29
[3] TCSI	CMOS	Dual	2.45	13	-12.62	1.76	-4.3 <sup>c</sup>	2.79	1.185
2012 <sup>b</sup>	$0.13 \mu m$	Band	6	9	-4.8	5.3	-5.6 <sup>c</sup>	w/o Buff. <sup>c</sup>	0.116
[5] IEEE	CMOS	Dual	2.4	19.3	-16.8	3.2	-20.1	2.4	0.034
ACCESS 2017 <sup>a</sup>	$0.13 \mu m$	Band	5.2	17.5	-19.4	3.3	-18.1		0.041
[6] CSSP	CMOS	Dual	4	13.74	-16.91	4	-10 <sup>c</sup>	9.1	0.035
2017 <sup>b</sup>	$0.18 \mu m$	Band	8.4	13.23	-10.74	5.62	-12 <sup>c</sup>	w/o Buff. <sup>c</sup>	0.012
[7] TMTT	CMOS	Dual	3	22	-15.4	1.75	-12.5 <sup>c</sup>	7.2 w/o Buff. <sup>c</sup>	0.197
2017 <sup>b</sup>	$0.13 \mu m$	Band	5	27	-13.5	2.1	-13.8 <sup>c</sup>	3.6 w/o Buff. <sup>c</sup>	0.42
[8] TCSI	SiGe	Dual	21.5	24.5	-11	3.9	-14.1 <sup>c</sup>	73.8 <sup>c</sup>	0.006
2018 <sup>b</sup>	$0.18 \mu \mathrm{m}$	Band	36	24	-12	3.9	-16.1 <sup>c</sup>		0.004
[10] TCSI	CMOS	Dual	2.4	9.7	-12	1.6	+2	11.7	0.92
2019 <sup>c</sup>	0.18µm	Band	5	11	-19	2.6	+5		1.17
[11] TCSII	CMOS	Triple	4.9	11	-35	3.8	$-2.2^{c}$	1.02 <sup>c</sup>	1.499
2008	$0.13 \mu m$	Band	5.2	12.5	-18.5	3.45	-5.6 <sup>c</sup>		0.937
TC LNA <sup>b</sup>			5.8	15.7	-18	3.25	$-6.7^{\circ}$		1.149
[11] TCSII	CMOS	Triple	4.9	14	-20	2.35	-1.5 <sup>c</sup>	5.28°	0.936
2008	$0.13 \mu m$	Band	5.2	15	-24.5	2.2	-3.4 <sup>c</sup>		0.737
TI LNA <sup>D</sup>			5.8	17	-25.5	2.05	-5.9 <sup>c</sup>		0.571
[12] CSSP	CMOS	Triple	2.4	12.47	-22.53	4.1	-7 <sup>c</sup>	3.6	0.149
2017 <sup>b</sup>	$0.18 \mu \mathrm{m}$	Band	5.2	15.78	-19.87	4.39	-16 <sup>c</sup>	w/o Buff. <sup>c</sup>	0.024
	~ ~ ~ ~ ~		5.8	15.34	-20.11	4.51	-16 <sup>c</sup>		0.022
[13] TMTT	CMOS	Triple	2.8	17	-20	1.95	-4 <sup>c</sup>	6.4	0.776
20136	$0.13 \mu m$	Band	3.3	14.2	-9.7	2.8	-2°	w/o Buff. <sup>c</sup>	0.559
	a: a		4.6	14.2	-12	3.2	-3.2 <sup>c</sup>	2.60	0.353
[15] TMTT	SiGe	Triple	13.5	21.2	-10.5	3.3	-13.5 <sup>c</sup>	360	0.013
20135	$0.18 \mu m$	Band	24	21.8	-14.5	3.1	-17.1°		0.006
	~ ~ ~ ~ ~		35	19.7	-13.8	3.7	-16.1°		0.005
[16] JSSC	CMOS	Quadruple	1.91	15.8 <sup>a</sup>	N.A.	5	-6	6	0.12
2014°	45nm	Band	2.31	14.8 <sup>a</sup>		5	-5.2	w/o Buff.	0.13
	SOI		2.6	14.2ª		5	-4.8		0.13
			3.41	14.6ª		2.6	-6.5		0.24
[28] TMTT	GaAs	Dual	2.4	20	-10	2.2	-8.5	33	0.064
2016°	$0.15\mu m$	Band	5	15	-7	2	-4		0.12
This	CMOS	Quadruple	2.35	16.8	-18.04	2.54	-12.73	3.75	0.124
work	55nm	Band	2.4	16.63	-17.41	2.58	-12.53	w/o Buff.	0.124
			2.45	16.78	-16.37	2.6	-12.66		0.122
		1	/	10.50					

<sup>a</sup> Pre-Simulated Results

<sup>b</sup> Post-Simulated Results

<sup>c</sup> Measured Results

<sup>d</sup> Voltage Gain

noise factor, which is introduced to reveal the importance of the proposed quadruple-band LNA.

Comparing with other published multi-band LNAs, 327 the proposed LNA achieves good *FoMs* in the four bands. 328 Although the cross-coupled CG LNA [1] achieves excellent 329 linearity, it dissipates up to 24 mA DC current in the output 330 buffer to maintain the highest linear output signal power. 331 From [3], a very high FoM is shown in both band mode, 332 however, the gain variation of  $|S_{21}|$  is up to 9.5 dB due to 333 the low equivalent parallel resistance of the resonator load 334 when the LNA is switched to low-band mode. Although [10] 335 performs the excellent NF using integrated passive device 336 (IPD) configuration, the area of the dual-band LNA occupies 337 up to 3.9 mm<sup>2</sup>. It means that the cost would increase very 338 much. Hence, the proposed LNA presents a good FoM includ-339 ing the comprehensive consideration of gain, noise figure, 340 and power consumption to be suitable for multi-band SDR 341 application. 342

#### **IV. CONCLUSION**

This paper presented a 2.35, 2.4, 2.45, and 2.55 GHz 344 quadruple-band differential CS cascode CMOS LNA with 345 a single band-selection switch. A body self-biasing technique was employed to minimize the noise contribution due 347 to the transconductance degradation caused by the body-348 effect. In other words, the better noise performance could be 349 achieved with less current. In addition, the resistor connected 350 between the terminals of source and body of MOS could 351 block effectively the junction leakage as well as noise current 352 due to bulk resistance. The linearity of the CS cascode ampli-353 fier could be optimized by analyzing the DC characteristics. 354 It is helpful for circuit designers to find the most suitable 355 MOS dimension of the cascode amplifier configuration by 356 utilizing the proposed optimization technique. To realize the 357 multi-band LNA for SDR application, the binary switch 358 of capacitor array was utilized at the loading resonator of 350 the proposed LNA. Hence, by the binary switch method, 360

442

447

448

449

450

462

the capacitor array could be used to plan the required com-361 munication band more efficiently. 362

#### REFERENCES 363

378

379

- [1] G. Z. Fatin, Z. D. Koozehkanani, and H. Sjöland, "A 90 nm CMOS +11 364 dBm IIP3 4 mW dual-band LNA for cellular handsets," IEEE Microw. 365 Wireless Compon. Lett., vol. 20, no. 9, pp. 513-515, Sep. 2010. 366
- [2] J. Wu, P. Jiang, D. Chen, and J. Zhou, "A dual-band GNSS RF front end 367 with a pseudo-differential LNA," IEEE Trans. Circuits Syst. II, Exp. Briefs, 368 369 vol. 58, no. 3, pp. 134-138, Mar. 2011.
- N. M. Neihart, J. Brown, and X. Yu, "A dual-band 2.45/6 GHz CMOS [3] 370 371 LNA utilizing a dual-resonant transformer-based matching network," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 8, pp. 1743-1751, 372 Aug. 2012. 373
- [4] G. M. Sung and X. J. Zhang, "A 2.4-GHz/5.25-GHz CMOS variable 374 gain low noise amplifier using gate voltage adjustment," in Proc. IEEE 375 56th Int. Midwest Symp. Circuits Syst., Columbus, OH, USA, Aug. 2013, 376 pp. 776-779 377
  - [5] S. Sattar and T. Z. A. Zulkifli, "A 2.4/5.2-GHz concurrent dual-band CMOS low noise amplifier," IEEE Access, vol. 5, pp. 21148-21156, 2017.
- C. C. Chen and Y. C. Wang, "A dual-wideband CMOS LNA using gain-[6] 380 bandwidth product optimization technique," Circuits Syst. Signal Process, 381 vol. 36, no. 2, pp. 495-510, Feb. 2017. 382
- [7] R. Singh, G. Slovin, M. Xu, T. E. Schlesinger, J. A. Bain, and J. Paramesh, 383 384 "A reconfigurable dual-frequency narrowband CMOS LNA using phasechange RF switches," IEEE Trans. Microw. Theory Techn., vol. 65, no. 11, 385 pp. 4689–4702, Nov. 2017. J. Lee and C. Nguyen, "A K-/Ka-band concurrent dual-band single-386
- 387 [8] ended input to differential output low-noise amplifier employing a novel 388 transformer feedback dual-band load," IEEE Trans. Circuits Syst. I, Reg. 389 Papers, vol. 65, no. 9, pp. 2679-2690, Sep. 2018. 390
- [9] X. Yi, G. Feng, Z. Liang, C. Wang, B. Liu, C. Li, K. Yang, C. C. Boon, 391 and Q. Xue, "A 24/77 GHz dual-band receiver for automotive radar applications," *IEEE Access*, vol. 7, pp. 48053–48059, 2019. 392 393
- [10] W. L. Chang, C. Meng, J. H. Ni, K. C. Chang, C. K. Chang, P. Y. Lee, and 394 Y. L. Huang, "Analytical noise optimization of single-/dual-band MOS 395 396 LNAs with substrate and metal loss effects of inductors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 7, pp. 2454-2467, Jul. 2019. 397
- F. Tzeng, A. Jahanian, and P. Heydari, "A multiband inductor-reuse CMOS [11] 398 399 low-noise amplifier," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 3, pp. 209-213, Mar. 2008. 400
- C. C. Chen and Y. C. Wang, "A 2.4/5.2/5.8 GHz triple-band common-401 [12] gate cascode CMOS low-noise amplifier," Circuits Syst. Signal Process, 402 vol. 36, no. 9, pp. 3477-3490, Sep. 2017. 403
- X. Yu and N. M. Neihart, "Analysis and design of a reconfigurable mul-[13] 404 timode low-noise amplifier utilizing a multitap transformer," IEEE Trans. 405 Microw. Theory Techn., vol. 61, no. 3, pp. 1236-1246, Mar. 2013. 406
- [14] N. Nallam and S. Chatterjee, "Multi-band frequency transformations, 407 matching networks and amplifiers," IEEE Trans. Circuits Syst. I, Reg. 408 Papers, vol. 60, no. 6, pp. 1635-1647, Jun. 2013. 409
- [15] J. Lee and C. Nguyen, "A concurrent tri-band low-noise amplifier with a 410 novel tri-band load resonator employing feedback notches," IEEE Trans. 411 Microw. Theory Techn., vol. 61, no. 12, pp. 4195-4208, Dec. 2013. 412
- [16] S. Goswami, H. Kim, and J. L. Dawson, "A frequency-agile RF frontend 413 414 architecture for multi-band TDD applications," IEEE J. Solid-State Circuits, vol. 49, no. 10, pp. 2127-2140, Oct. 2014. 415
- [17] K. Lim et al., "A 65-nm CMOS 2×2 MIMO multi-band LTE RF 416 417 transceiver for small cell base stations," IEEE J. Solid-State Circuits, vol. 53, no. 7, pp. 1960-1976, Jul. 2018. 418
- [18] T. H. Lee, "Passive RLC network," in The Design CMOS Radio-Frequency 419 Integrated Circuits, 2nd ed. New York, NY, USA: Cambridge Univ. Press, 420 421 2004, pp. 87-113.
- [19] H. Rashtian, S. Mirabbasi, T. Taris, Y. Deval, and J. B. Begueret, "A 4-422 423 stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing 424 to control gain, linearity, and input matching," Analog Integr. Circ. Sig. Process, vol. 73, no. 3, pp. 757-768, Dec. 2012. 425
- [20] 426 T. P. Wang, "Minimized device junction leakage current at forward-bias 427 body and applications for low-voltage quadruple-stacked common-gate amplifier," IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 1231-1236, 428 429 May 2014.
- H. Rashtian and S. Mirabbasi, "Applications of body biasing in multistage [21] 430 CMOS low-noise amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, 431 vol. 61, no. 6, pp. 1638-1647, Jun. 2014. 432
- B.-K. Kim, D. Im, J. Choi, and K. Lee, "A highly linear 1 GHz 1.3 433 [22] dB NF CMOS low-noise amplifier with complementary transconductance 434 linearization," IEEE J. Solid-State Circuits, vol. 49, no. 6, pp. 1286-1302, 435 Jun. 2014. 436
  - VOLUME 7, 2019

- [23] M. Parvizi, K. Allidina, and M. N. El-Gamal, "Short channel output 437 conductance enhancement through forward body biasing to realize a 0.5 438 V 250 µW 0.6-4.2 GHz current-reuse CMOS LNA," IEEE J. Solid-State 439 Circuits, vol. 51, no. 3, pp. 574-586, Mar. 2016. 440 441
- [24] Frequency Allocations Radio Regulations Articles, document, ITU, 2016, pp. 37-186.
- [25] 3GPP, "Evolved universal terrestrial radio access (E-UTRA); base station 443 (BS) radio transmission and reception, v.12.9.0," 3rd Generation Partner-444 ship Project, Tech. Rep. TS 36.104, Release 12, Sep. 2015. 445 446
- [26] B. Razavi, "Basic concepts in RF design," in RF Microelectronics, 2nd ed. Upper Saddle River, NJ, USA: Pearson, 2012, pp. 7–90. C. C. Chen and Y. C. Wang, "3.1–10.6 GHz ultra-wideband LNA design
- using dual-resonant broadband matching technique," AEU-Int. J. Electron. Commun., vol. 67, no. 6, pp. 500-503, Jun. 2013.
- Y.-C. Hsiao, C. Meng, and C. Yang, "Design optimization of single-/dual-[28] 451 band FET LNAs using noise transformation matrix," IEEE Trans. Microw. 452 Theory Techn., vol. 64, no. 2, pp. 519-532, Feb. 2016. 453



YEN-CHUN WANG received the bachelor's 454 and Ph.D. degrees in electronic engineering 455 from Chung Yuan Christian University, Taiwan, 456 in 2007 and 2014, respectively. He is currently 457 a Postdoctoral Research Fellow with the College 458 of Electrical Engineer and Automation, Fuzhou 459 University, China. His research interest is in analog 460 and radio-frequency integrated circuits design. 461



ZHE-YANG HUANG was born in Kaohsiung, 463 Taiwan, in 1982. He received the B.S. and M.S. degrees from Chung Yuan Christian University 465 (CYCU), Chung-Li, Taiwan, in 2004 and 2006, 466 respectively, and the Ph.D. degree in electrical 467 engineering from National Chiao Tung University 468 (NCTU), Hsinchu, Taiwan, in 2015. 469

He has been an RFIC Design Engineer, since 470 2008, and an RFIC System Architecture Designer 471 with Hisilicon Semiconductor, since 2019. He is 472

engaged in RF integrated circuits (RFIC) and MMIC design. His research 473 interests include transceiver design, CMOS RFICs, MMICs, and SiGe 474 RFICs. 475



TAO JIN (M'08-SM'19) was born in Hubei, 476 China, in 1976. He received the B.S. and M.S. 477 degrees from Yanshan University, in 1998 and 478 2001, respectively, and the Ph.D. degree in elec-479 trical engineering from Shanghai Jiaotong Univer-480 sity. in 2005. 481

From 2005 to 2007, he worked as a Postdoctoral 482 Researcher with Shanghai Jiaotong University. 483 During this time, he was in charge of a research 484 group in the biggest dry-type transformer company 485

in Asia, Sunten Electrical Company, Ltd., to develop a new transformer 486 technology for distribution grids. From 2008 to 2009, he held a research 487 scientist position at Virginia Tech, Blacksburg, USA, where he was involved 488 in the design and testing of PMU technology and GPS/internet-based power 489 system frequency monitoring networks. In 2010, he joined Imperial College 490 London, U.K., as a European Union Marie Curie Research Fellow, where he 491 was focused on electrical technologies related to smart grids. He is currently 492 a Professor with the College of Electrical Engineering and Automation, 493 Fuzhou University, China. He has published about 110 articles. He is a 494 member of the IEEE Power and Energy Society and the IEEE Industrial Electronics Society. He is also a Special Committee Member of the Chinese 496 Society of Electrical Engineering, the China Electro technical Society, and 497 more. He currently serves as an Associate Editor for the China Measurement 498 and Testing Technology and other journals. 499 . . . 500