

Received November 20, 2019, accepted December 5, 2019, date of publication December 16, 2019, date of current version December 27, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2960177

A 2.35/2.4/2.45/2.55 GHz Low-Noise Amplifier Design Using Body Self-Biasing Technique for ISM and LTE Band Application

YEN-CHUN WANG^{[1](https://orcid.org/0000-0002-2306-2728)0}1, ZHE-YAN[G](https://orcid.org/0000-0001-9509-0739) HUA[N](https://orcid.org/0000-0003-3829-4545)G¹⁰², AND TAO JIN¹⁰¹, (Senior Member, IEEE)
¹College of Electrical Engineering and Automation, Fuzhou University, Fuzhou 350108, China

²Department of Wireless Connectivity, Hisilicon, Shanghai 518129, China

Corresponding author: Tao Jin (jintly@fzu.edu.cn)

This work was supported by the Fujian Straits Postdoctoral Exchange Funding Project under Contract 0480-02510517.

ABSTRACT This paper presents a quadruple-band low noise amplifier (LNA) which utilizes a differential pair common-source (CS) cascode amplifier to drive a LC-tank loading. The capacitors array are parallel with the LC-tank to implement the central frequency selection. The band-selection switch employs the binary voltage controlling to alter the equivalent capacitance of capacitors array of the loading LC-tank, which results in the central frequency of the LNA is switched. The body self-biasing technique is designed to minimize the noise contribution caused by the body effect of the MOS devices. In addition, the analysis of the transistors dimension ratio versus output referred 1-dB compression point (OP1−*dB*) is presented to describe the design of the linearity optimization in CS cascode LNA. The $|S_{21}|$ is 16.8, 16.63, 16.78, 16.39 dB at 2.35, 2.4, 2.45, 2.55 GHz, respectively. The noise figure (NF) is under 2.75 dB between the quadrupleband mode. This proposed LNA is simulated by 55 nm RF CMOS process and consumes 3.75 mW excluding output buffer from 1.25 V supply.

12 13 **INDEX TERMS** CMOS, RFIC, low-noise amplifier (LNA), quadruple-band, common-source, cascode, body biasing.

¹⁴ **I. INTRODUCTION**

> ¹⁵ Due to the increasing demands for many wireless commu- nication applications and standards nowadays, for examples, 17 802.11 WLAN, LTE, and BLE. Band-selection has been an important function in RF transceivers. There are many methodologies which have been proposed for the design of dual-band LNAs [1]–[10]. However, it is more difficult than dual-band LNAs to design the multi-band LNAs due to the more complicated methodologies and challenges [11]–[17]. One approach utilizes the series of LC-ladder configura- tion to achieve the tapped capacitors configuration to realize a switched multi-band resonators [11]–[13]. Tzeng *et al.* proposed a tapped capacitor topology between two load- ing inductors to realize a switched tri-band resonators [11]. However, this topology occupies larger area than single- band LC-tank loading impedance. In addition, the bandwidth is also restricted by the operation frequency because it is

The associate editor coordinating the re[view](https://orcid.org/0000-0002-7949-8766) of this manuscript and approving it for publication was Dušan Grujić⁹.

inversely proportional to the equivalent loading capacitance 31 of the resonator [18]. Although C. C. Chen et al. proposed 32 a gain-bandwidth product (GBW) optimization technique to $\frac{33}{2}$ extend the bandwidth of the tuned amplifier, the linearity 34 weakens due to the dc bias near the triode region boundary ³⁵ [6], [12]. Yu *et al.* proposed a switched multi-tap transformer utilized in the input matching network of an inductively 37 degenerated CS amplifier [13]. However, it also needed a 38 mutual inductance with larger area than single-band input 39 impedance matching network, which results in more man- ⁴⁰ ufacture cost. Another approach employs the notch filters 41 to achieve multi-band performance in a LNA [14], [15]. 42 Although this approach can achieve good noise figure and 43 stopband rejection ratios, it is based on the design of the 44 wide bandwidith including multi-band notch filter. Therefore, 45 this topology needs the costs of high power consumption and 46 large area occupation. The other approach involves the use of $\frac{47}{47}$ the RF switches to achieve band-selection by the time division $_{48}$ duplex (TDD) technique [16], [17]. However, this approach $_{49}$ needs to utilize several LNAs with different output resonant so

51 frequency, and switch between each other. Hence, the area ⁵² and cost are much higher several times than single LNA.

53 Additionally, researchers presented the performance of the operation characteristic corresponding to the forward body biasing (FBB) of MOS [19]–[23]. H. Rashtian et al. proposed the analysis results of the gain, linearity, and input matching with FBB technique, which indicates that the linearity was improved by the forward bias of the body in CS amplifier [19]. T. P. Wang proposed a methodology to minimize the junction leakage current and noise contribution by connect- ing high impedance between the device bulks and forward bias [20]. In [21], H. Rashtian also proposed the analysis results of the optimized noise figure by altering the voltage *VBS* between the device bulks and forward bias. By this method, the forward bias *VBS* could be found with the best noise performance. B. K. Kim et al. presented the third- order distortion cancelling methodology by FBB technique in a CMOS CS amplifier [22]. However, this approach needs to dissipate high current to maintain the power gain of the amplifier. M. Parvizi et al. proposed the use of FBB to mitigate output conductance degradation due to short chan- nel effects [23]. This approach could enhance the intrinsic gain of LNAs. However, it needs to use a higher voltage ⁷⁴ supply.

 Hence, in order to improve the drawback of high power dissipation of multi-band LNAs, a capacitance array is used to achieve a band-selection function in this proposed LNA, which consumes lower power than LNAs with notch filter technique. In addition, the body self-biasing technique is employed to minimize the noise contribution of the transistors 81 in the proposed CS cascode LNA without sacrificing the linearity. The band of ISM and LTE has been applied for 83 wireless communication application due to the increasingly 84 growing of mobile device demand. According to the defi-85 nition of Industrial Scientific Medical (ISM) Band by ITU Radio-communication Sector (ITU-R), there is a common unlicensed wireless spectrum during 2.4−2.4835 GHz for open worldwide communication [24]. For examples, both of WLAN IEEE 802.11 b/g/n and Bluetooth are located at 2.4 GHz ISM band. In addition, by the definition of LTE standard of Universal Mobile Telecommunications System (UMTS) by The 3rd Generation Partnership Project (3GPP), the operating band of TDD-LTE contains 2300−2400 MHz (Band 40) and 2496−2690 MHz (Band 41) [25]. Therefore, the proposed LNA is suitable for use in the RF receiver frontend integrating 2.4/2.45 GHz ISM band as well as 97 2.35/2.55 GHz TDD-LTE band.

98 The remainder of this paper is organized as follows. Section II introduces the proposed noise minimization using body self-biasing technique, input impedance matching, lin- earity design in CS cascode amplifier, noise analysis of the proposed quadruple-band CS cascode CMOS LNA. Section III presents the simulation results demonstrating the feasibility of the proposed technique. Section IV provides conclusions.

FIGURE 1. The differential CS amplifier with body self-biasing schematic.

FIGURE 2. The simulated noise analysis about resistor R_{SB} dimension of the body self-biasing amplifier schematic.

II. PRINCIPLES OF LNA DESIGN

A. NOISE MINIMIZATION USING BODY SELF-BIASING 107 TECHNIQUE 108

Fig. 1 shows the differential input CS amplifier schematic 109 with body-self biasing, where the model of all MOS transistors was applied with triple-well configuration including 111 deep n-well. The noise contribution from the bulk of MOS_{112} cannot be ignored due to the distributed physical bulk resistance [20]. Additionally, the voltage V_{SB} between source and $_{114}$ body causes the body-effect which decreases the transconductance of MOS. Therefore, the input-referred drain-current 116 noise factor of MOS would increase because the noise factor 117 is inversely ratio to the transconductance g_m of MOS [26], 118 which is expressed as follows: 119

$$
F_{\text{drain-current}} = \frac{\gamma}{\alpha} \cdot \frac{1}{g_m R_s} \tag{1}
$$

where 121

$$
g_m = k'_n \cdot \frac{W}{L} \cdot (V_{GS} - V_t) \tag{2}
$$

FIGURE 3. The differential common-source amplifier topology with input impedance matching network.

 123 and

$$
V_t = V_{t0} + \sigma \left(\sqrt{|2\phi_f + V_{SB}|} - \sqrt{|2\phi_f|} \right) \tag{3}
$$

125 where $g_m = g_{m,M1} = g_{m,M2}$, $\alpha = g_m/g_{d0}$, g_{d0} is the drain-126 source conductance at $V_{DS} = 0$, γ is the measured noise α coefficient of CMOS process technology, k'_n is equal to $\mu_n C_{ox}$ $_{128}$ of the MOS, W/L is the ratio of MOS dimension, V_t is the 129 threshold voltage of the MOS, V_{t0} is the threshold voltage 130 for zero substrate bias, σ is the fabrication-process parameter, 131 and ϕ_f is the substrate Fermi potential, respectively. By sub-132 stituting (3) into (2), we could obtain that the g_m would lower ¹³³ while *VSB* raises. Hence, the body-self biasing is employed 134 to make $V_{SB} = 0$ in order to minimize the noise contribution 135 corresponding to the body-effect [21].

136 As seen from Fig. 1, node *X* which is the body terminals 137 of both the MOS transistors connects to the source terminals 138 of M_1 and M_2 with resistors R_{SB} . Hence, V_{SB} is equal to zero under common-mode condition and the node *X* could be seen as a virtual ground in differential-mode. As above mentioned, there is noise contribution due to the bulk resistance of MOS transistor. Therefore, the junction leakage current and noise figure could be reduced effectively by connecting the resistors *RSB* [20]. Fig. 2 shows the simulated noise analysis about the resistor *RSB* dimension of the proposed paper. When *RSB* is 146 designed to be $K\Omega$ level so that the noise contribution from body resistance could be minimized.

148 B. INPUT IMPEDANCE MATCHING NETWORK

¹⁴⁹ Fig. 3 presents the differential CS amplifier topology includ-¹⁵⁰ ing input impedance matching network. The *Cgs*¹ and *Cgs*² are ¹⁵¹ the designed capacitors including the parasitical capacitance 152 between gate and source terminals. Hence, the source degen-153 eration differential inductor L_S and the C_{gs1} and C_{gs2} would 154 form a real part impedance with MOS conductance g_m = $155 \text{ } g_{m1} = g_{m2}$, where the gate inductors L_{G1} and L_{G2} provide 156 a imaginary part reactance to make the resonant frequency

locate at 2.45 GHz. The transfer function of input impedance is expressed as follows:

$$
Z_{in}(s) = \frac{1}{sC_{in}} + R_G \parallel \left[\frac{s^2 C_{gs} \left(\frac{L_S}{2} + L_G \right) + s g_m \frac{L_S}{2} + 1}{s C_{gs}} \right] \tag{4}
$$

where $C_{in} = C_{in1} = C_{in2}$, $C_{gs} = C_{gs1} = C_{gs2}$, $L_G = L_{G1} = 160$ L_{G2} , and R_G is a K Ω level resistor which is much larger than 161 100 Ω differential characteristic impedance Z_S . Therefore, 162 the input impedance could be expressed approximately as 163 follows:

$$
Z_{in} (s) \approx \frac{1}{sC_{in}} + \frac{s^2 + s\frac{g_m}{C_{gs}} \cdot \frac{L_S/2}{(L_S/2 + L_G)} + \frac{1}{C_{gs}(L_S/2 + L_G)}}{\frac{s}{L_S/2 + L_G}}
$$

=
$$
\frac{1}{sC_{in}} + \frac{s^2 + s\frac{\omega_{oi}}{Q_{in}} + \omega_{oi}^2}{\frac{s}{L_S/2 + L_G}}
$$
(5) 166

where 167

$$
\begin{cases}\nQ_{in} = \frac{2}{g_m L_S} \cdot \sqrt{C_{gs} \left(\frac{L_S}{2} + L_G\right)} \\
\omega_{oi} = \frac{1}{\sqrt{C_{gs} \left(\frac{L_S}{2} + L_G\right)}}\n\end{cases}
$$
\n(6)

substituting $s = j\omega$ into (5), the input impedance transfer 169 function could be expressed as real part and the imaginary $\frac{170}{200}$ part respectively as follows:

$$
\begin{cases}\nR\left\{Z_{in}\right\} = \frac{g_m}{C_{gs}} \cdot \frac{L_S}{2} = \omega_T \cdot \frac{L_S}{2} \\
X\left\{Z_{in}\right\} = \frac{C_{gs} + C_{in} \left[1 - \omega^2 C_{gs} \left(\frac{L_S}{2} + L_G\right)\right]}{j\omega C_{in} C_{gs}}\n\end{cases} (7)
$$

Therefore, the imaginary part $X{Z_{in}}$ is equal to $1/(j\omega_{oi}C_{in})$ 173 when $\omega = \omega_{oi}$. Additionally, C_{in} is a pF level capacitor which 174

FIGURE 4. The differential CS cascode amplifier topology schematic.

¹⁷⁵ is almost a very small impedance in high frequency circuit. 176 Hence, the signal path through C_{in} could be seen as a short 177 circuit so that the input impedance is approximately purely 178 resistive at the middle frequency 2.45 GHz. The real part 179 of Z_{in} is shown as $R\{Z_{in}\}\$ in (6). By substituting the design 180 parameters of $g_m = 21.8 \text{ mS}, C_{gs} = 400 \text{ fF}, \text{ and } L_S = 4.12 \text{ nH}$ ¹⁸¹ into (6), the input impedance $Z_{in} = 112.3\Omega$. Hence, the dif-182 ferential half-circuit input impedance 56.15Ω was obtained, 183 which is close to the characteristic impedance 50Ω .

184 C. CASCODE TOPOLOGY AND LINEARITY DESIGN

185 Fig. 4 shows the differential CS cascode amplifier topology ¹⁸⁶ schematic. Comparing with the single-stage CS amplifier, 187 the cascode amplifier could optimize the gain-bandwidth 188 product(GBW) by shrinking the dimension of M_3 and M_4 [6]. ¹⁸⁹ However, in order to keep all of the transistors to operate at ¹⁹⁰ saturation region that must conform the characteristic func-¹⁹¹ tion conditions as follows:

$$
\begin{cases}\n v_{DS} \ge v_{GS} - V_t \\
 i_D = \frac{1}{2} k'_n \cdot \frac{W}{L} \cdot (v_{GS} - V_t)^2\n\end{cases}
$$
\n(8)

193 Hence, for example, the V_{GS3} increases while W_{M3} is reduced 194 under the conditions of constant tail current source I_{tail} . ¹⁹⁵ However, the DC operation condition of cascode amplifier 196 in Fig. 4 is as follows:

$$
V_{DS1} = V_{DD} - V_{tail} - V_{GS3}
$$
 (9)

 $H = H$ Here, V_{tail} is the voltage produced by current source I_{tail} , and $V_{DD} - V_{tail}$ is a constant. Therefore, V_{DS1} must decrease while V_{GS} ²⁰⁰ *V_{GS}*3 raises. It means that the headroom of *V_{DS1}* is easily $_{201}$ compressed to make M_1 enter the triode region while large ²⁰² signal inputs the cascode LNA. Therefore, the DC operation ²⁰³ conditions and the dimension of cascode transistors influence ²⁰⁴ seriously the linearity performance of amplifier. Fig. 5 shows

FIGURE 5. The OP_{1−dB} analysis of cascode transistors width ratio.

the simulated CS cascode LNA OP1−*dB* analysis results ver- ²⁰⁵ sus the ratio χ of transistors dimension in Fig. 4. According to the analysis results, if χ is smaller than 0.2, the linearity 207 would decrease. It is because that M_1 and M_2 enter triode 208 region. However, when the width of M_1 and M_2 is larger, 209 the linearity also reduces intensely under the same conditions 210 of ratio of χ and current. It is because that $V_{DS3} + V_{DS1} + 211$ $V_{tail} \approx V_{DD}$ in this proposed LNA, and there is a dc voltage $_{212}$ trade-off between V_{DS1} and V_{DS3} . Oppositely, the headroom of *VDS*³ would be compressed to make linearity decrease ²¹⁴ while the width of M_3 increases. Especially, the dimension of \sim 215 M_1 and M_2 is larger, the attenuation of linearity is more obvious. From the results of Fig. 5, we choose $W_{M1} = 128 \ \mu m$ 217 because that the linearity is more stable than other conditions, 218 where $\chi = 0.89$ and $W_{M3} = 114 \mu \text{m}$, so do M_2 and M_4 . The 219 channel length of all NMOS transistors is 60 nm. 220

D. FREQUENCY RESPONSE OF NOISE CONSERVING 221

Fig. 6 presents the equivalent circuit of the proposed dif- $_{222}$ ferential CS cascode LNA half-circuit including the input 223 impedance matching network in Fig. 4 for noise calculation. 224 In this section, the gain of LNA is assumed to be large enough $_{225}$ at resonant frequency, and all of the transistors are designed $_{226}$ in saturation region. Hence, the noise contribution of the 227 resonator loading can be disregarded. The noise factor *FLNA* ²²⁸ of the LNA is expressed as follows, (10) – (15) , as shown at 229 the bottom of the next page, where $i_{n,out}$ represents the total 230 output noise current composed by the noise current compo- ²³¹ nents i_{so} , i_{lgo} , i_{rgo} , i_{lso} , i_{nd1o} , and i_{nd3o} , which are produced by 232 the noise sources e_{Rs} , e_{lg} , e_{rg} , e_{ls} , i_{nd1} , and i_{nd3} , respectively. 233 These noise generators are from the parasitical resistance *Rlg*, ²³⁴ R_{rg} , and R_{ls} of the circuit components as well as channel 235 thermal noise of transistors. $F_{M1} = \left| i_{m1o}^2 \right| / \left| i_{so}^2 \right|$ and $F_{M3} = 236$ $\left| i_{nd3o}^2 \right| / \left| i_{so}^2 \right|$ represent the noise factor contributions of *i_{nd}*1*o* 237 and i_{nd3o} corresponding to the transistors.

By analyzing the output noise current of the LNA of Fig. 6. $\left|i_{so}^2\right|$, $\left|i_{nd1o}^2\right|$, and $\left|i_{nd3o}^2\right|$ could be obtained as the top of this 240 page, where α_1 and α_3 represent the ratio of g_m to g_{d0} of M_1 241 and M_3 , $\omega_{T1} = g_{m1}/C_{gs1}$, and $\omega_{T3} = g_{m3}/C_{gs3}$, respectively. 242

FIGURE 6. The equivalent circuit of the proposed differential CS cascode LNA half-circuit for noise calculation.

²⁴³ The g_{d0} is the drain–source conductance of MOS at V_{DS} = 0. Substituting (11)−(13) into (10), *FM*¹ and *FM*³ could be derived as (14)−(15). Finally, *FLNA* could be obtained by calculating the parameters.

247 E. PROPOSED QUADRUPLE-BAND COMMON-SOURCE 248 **CASCODE LNA**

 Fig. 7 depicts the proposed quadruple-band LNA schematic including the LC-tank loading with the capacitance array of band-switching by body self-biasing technique, where the 252 LC-tank loading impedance provides four resonant frequen-cies by switching the capacitance array. The loading resonant frequency *fres* is expressed as follows: ²⁵⁴

$$
f_{res} = \frac{1}{2\pi \cdot \sqrt{L_{load} \cdot (C_{load} + C_{array})}} \tag{16}
$$

where *C*_{array} is the equivalent capacitance of the loading 256</sub> capacitance array, and the function is represented as follows: ²⁵⁷

$$
C_{array} = \begin{cases} 0; & when SW_0 = off, SW_1 = off \\ C_L; & when SW_0 = on, SW_1 = off \\ 2C_L; & when SW_0 = off, SW_1 = on \\ 3C_L; & when SW_0 = on, SW_1 = on \end{cases} \quad (17)
$$

$$
F_{LNA} = \frac{|i_{n,out}^2|}{|i_{so}^2|} \n\approx \frac{|i_{so} + i_{lgo} + i_{roo} + i_{loo} + i_{ndlo} + i_{ndso}|^2}{|i_{so}^2|} \n= 1 + \frac{|i_{lgo}^2|}{|i_{so}^2|} + \frac{|i_{lgo}^2|}{|i_{so}^2|} + \frac{|i_{lso}^2|}{|i_{so}^2|} + \frac{|i_{ndlo}^2|}{|i_{so}^2|} + \frac{|i_{ndso}^2|}{|i_{so}^2|} \n= 1 + \frac{R_{lg} + R_{rg} + R_{ls}}{R_S} + F_{M1} + F_{M3}
$$
\n(10)

$$
\overline{\left|i_{so}^2\right|} = 4KTR_S \Delta f \cdot \left| \frac{g_{m1} \cdot \omega_{T3} \cdot C_{in}}{(s + \omega_{T3}) \left[s^2 \left(\frac{L_S}{2} + L_G\right) C_{in} C_{gs1} + s \cdot \left(\frac{\omega_{T1} L_S}{2} + R_S\right) C_{in} C_{gs1} + C_{in} + C_{gs1}\right]}\right| \tag{11}
$$

$$
|i_{n^{d}1o}^{2}| = 4KT\frac{\gamma}{\alpha_{1}}g_{m1}\Delta f \cdot \left|\frac{\omega_{T3}}{s + \omega_{T3}}\right|
$$
\n
$$
\frac{|\gamma_{12}|}{|\gamma_{12}|} = 4KT\frac{\gamma}{\alpha_{1}} \Delta f \cdot \left|\frac{s}{s}\right|^{2}
$$
\n(12)

$$
|i_{nd3o}^2| = 4KT\frac{v}{\alpha_3}g_{m3}\Delta f \cdot \left|\frac{s}{s + \omega_{T3}}\right|
$$
\n(13)

$$
F_{M1} = \frac{\gamma}{g_{m1}\alpha_1 R_S C_{in}^2} \cdot \left| s^2 \left(\frac{L_S}{2} + L_G \right) C_{in} C_{gs1} + s \cdot \left(\frac{\omega_{T1} L_S}{2} + R_S \right) C_{in} C_{gs1} + C_{in} + C_{gs1} \right|^2 \tag{14}
$$

$$
F_{M3} = \frac{\gamma}{g_{m3}\alpha_3 R_S C_{in}^2} \cdot \left| \left(\frac{sC_{gs3}}{g_{m1}} \right) \cdot \left[s^2 \left(\frac{L_S}{2} + L_G \right) C_{in} C_{gs1} + s \cdot \left(\frac{\omega_{T1} L_S}{2} + R_S \right) C_{in} C_{gs1} + C_{in} + C_{gs1} \right] \right|^2 \tag{15}
$$

VOLUME 7, 2019 183765

FIGURE 7. The proposed quadruple-band common-source cascode LNA schematic.

 The capacitance array utilizes binary controlling technique to alter the loading equivalent capacitance. The method of two switch controlling could be used to realize four resonant frequencies, where the switches are applied by deep N-well (DNW) RF PMOS device. The PMOS switches of *M*⁵ and ²⁶⁴ *M*₆ are conducted by supplying the gate voltage between 0 V or 1.25 V. Therefore, the resonant frequency will follow a 266 difference of capacitance C_L while the capacitance switch is adjusted step by step. The quadruple frequencies is realized from (16)−(17) in this proposed LNA. In addition, we also need to select the suitable dimension of loading inductor *Lload* with the maximum Q-value at the middle resonant fre- quency 2.4 GHz in order to maximize the equivalent loading resistance and voltage gain of the LNA [27]. It is because that the spiral inductor is not ideal at present CMOS process technology. Therefore, we found the loading inductor *Lload* 275 size, where the inner radius = 90 μ m, coil turns = 4, line 276 width = 8 μ m, and the inductance value = 6.13 nH. Then, ²⁷⁷ the capacitance $C_{load} = 371.9$ fF, and $C_L = 49.84$ fF.

²⁷⁸ **III. SIMULATION RESULTS**

 The proposed LNA was designed in a 55 nm RFCMOS pro- cess. Fig. 8 depicts the layout graph including the buffer for $_{281}$ measurement. The area of layout occupies 0.83 mm² exclud- ing pads. The testing phase considers on-wafer measurements using ground-signal-ground-signal-ground (GSGSG) on

FIGURE 8. The layout graph of the proposed quadruple-band LNA.

differential input/output and DC probes. Fig. 9−12 present ²⁸⁴ the post-simulation results of the proposed LNA. Fig. 9 285 presents the post-simulated $|S_{21}|$ in dB. The post-simulated 286 maximum $|S_{21}|$ of the proposed LNA achieves 16.8, 16.63, 287 16.78, and 16.39 dB, which locate at 2.35, 2.4, 2.45, and ²⁸⁸ 2.55 GHz, respectively. Fig. 10 shows the post-simulated 289 |*S*11| of the proposed LNA, which is under −12.5 dB dur- ²⁹⁰ ing 2.35−2.55 GHz. Fig. 11 presents the calculated and ²⁹¹

FIGURE 9. The post-simulated $|S_{21}|$ of the proposed quadruple-band LNA.

FIGURE 10. The post-simulated $|S_{11}|$ of the proposed quadruple-band LNA.

FIGURE 11. The calculated and post-simulated noise figures of the proposed quadruple-band LNA.

 post-simulated NFs of the LNA, where the NFs of the four switch modes are 2.54, 2.58, 2.6, and 2.75 dB at 2.35, 2.4, 2.45, and 2.55 GHz, respectively. There is a difference about 0.5 dB of NF between calculation and post-simulation due to the parasitical resistance in signal and ground path of the post-layout model. The frequency response of NF during 2.35−2.55 GHz is more similar between calculation and post-simulation due to the enough gain. Fig. 12 shows the post-simulated input referred 1-dB compression point

FIGURE 12. The post-simulated IP_{1−dB} and IIP3 of the proposed quadruple-band LNA.

TABLE 1. Performance summary of the proposed Quadruple-Band LNA.

Cap. Array	Operation	$ S_{21} $	S_{11}	NF	IP_{1-dB}	IIP3
Function	Frequency	(dB)	(dB)	(dB)	(dBm)	(dBm)
$SW_1 = on$,	2.35	16.8	-18.04	2.54	-17.92	-12.73
$SW_0 = on$	GHz					
$SW_1 = on.$	2.4	16.63	-17.41	2.58	-17.79	-12.53
$SW_0 = off$	GHz					
$SW_1 = off$,	2.45	16.78	-16.37	$\overline{2.6}$	-17.82	-12.66
$SW_0 = on$	GHz					
$SW_1 = off.$	2.55	16.39	-12.53	2.75	-17.61	-12.02
$SW_0 = off$	GHz					
Current	3 _m A					
Dissipation	1.25V @					

 (IP_{1-dB}) and third-order intermodulation characteristics of the proposed LNA including output buffer with two-tone fre-

302 quencies of 2350±20 MHz, 2400±20 MHz, 2450±20 MHz, 303 and 2550±20 MHz, respectively. The post-simulated IP_{1−*dB*} points are −17.92 dBm at 2.35 GHz, −17.79 dBm at 2.4 GHz, 305 −17.82 dBm at 2.45 GHz, and −17.61 dBm at 2.55 GHz, ³⁰⁶ respectively. The post-simulated input-referred third-order 307 intercept points (IIP3) are -12.73 dBm at 2.35 GHz, −12.53 dBm at 2.4 GHz, −12.66 dBm at 2.45 GHz, and ³⁰⁹ -12.02 dBm at 2.55 GHz, respectively. In this post-simulated $_{310}$ case, it is applied by 1.25 V supply voltage, and dissipates $\frac{311}{2}$ 3 mA. Summing up the above results, the performance ³¹² summary of each switched band in this proposed LNA is 313 presented as Table [1.](#page-6-0) $\frac{314}{2}$

Table [2](#page-7-0) summarizes the performances of the recently pub-
315 lished dual-band, triple-band, and quadruple-band LNAs. The 316 figure of merit (*FoM*) factor listed in the last row repre- ³¹⁷ sents the comprehensive performance of the references. Here, 318 the *FoM* is expressed as follows: 319

$$
FoM = \frac{|S_{21}|_{(Abs.)} \cdot HP3_{(mW)}}{P_{diss(mW)} \cdot (F-1)_{(Abs.)}}
$$
(18) 320

where $|S_{21}|_{(Abs.)}$ represents the average voltage gain of the $\frac{321}{2}$ referred LNA in magnitude, and $(F - 1)_{(Abs.)}$ represents the ³²² excess noise factor in magnitude. From (18), the *FoM* is 323 normalized to the voltage gain, IIP3, power consumption, and 324

^a Pre-Simulated Results

 $^{\rm b}$ Post-Simulated Results

 $^{\rm c}$ Measured Results

^d Voltage Gain

³²⁵ noise factor, which is introduced to reveal the importance of 326 the proposed quadruple-band LNA.

327 Comparing with other published multi-band LNAs, ³²⁸ the proposed LNA achieves good *FoMs* in the four bands. 329 Although the cross-coupled CG LNA [1] achieves excellent ³³⁰ linearity, it dissipates up to 24 mA DC current in the output 331 buffer to maintain the highest linear output signal power. ³³² From [3], a very high *FoM* is shown in both band mode, 333 however, the gain variation of $|S_{21}|$ is up to 9.5 dB due to ³³⁴ the low equivalent parallel resistance of the resonator load 335 when the LNA is switched to low-band mode. Although [10] 336 performs the excellent NF using integrated passive device 337 (IPD) configuration, the area of the dual-band LNA occupies 338 up to 3.9 mm². It means that the cost would increase very ³³⁹ much. Hence, the proposed LNA presents a good *FoM* including the comprehensive consideration of gain, noise figure, ³⁴¹ and power consumption to be suitable for multi-band SDR 342 application.

This paper presented a 2.35, 2.4, 2.45, and 2.55 GHz ³⁴⁴ quadruple-band differential CS cascode CMOS LNA with ³⁴⁵ a single band-selection switch. A body self-biasing technique was employed to minimize the noise contribution due 347 to the transconductance degradation caused by the body- ³⁴⁸ effect. In other words, the better noise performance could be 349 achieved with less current. In addition, the resistor connected 350 between the terminals of source and body of MOS could 351 block effectively the junction leakage as well as noise current 352 due to bulk resistance. The linearity of the CS cascode ampli- 353 fier could be optimized by analyzing the DC characteristics. ³⁵⁴ It is helpful for circuit designers to find the most suitable 355 MOS dimension of the cascode amplifier configuration by 356 utilizing the proposed optimization technique. To realize the 357 multi-band LNA for SDR application, the binary switch 358 of capacitor array was utilized at the loading resonator of 359 the proposed LNA. Hence, by the binary switch method, 360

IV. CONCLUSION

³⁶¹ the capacitor array could be used to plan the required com-362 munication band more efficiently.

³⁶³ **REFERENCES**

- ³⁶⁴ [1] G. Z. Fatin, Z. D. Koozehkanani, and H. Sjöland, ''A 90 nm CMOS +11 ³⁶⁵ dBm IIP3 4 mW dual-band LNA for cellular handsets,'' *IEEE Microw.* ³⁶⁶ *Wireless Compon. Lett.*, vol. 20, no. 9, pp. 513–515, Sep. 2010.
- ³⁶⁷ [2] J. Wu, P. Jiang, D. Chen, and J. Zhou, ''A dual-band GNSS RF front end ³⁶⁸ with a pseudo-differential LNA,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*,
- ³⁶⁹ vol. 58, no. 3, pp. 134–138, Mar. 2011. N. M. Neihart, J. Brown, and X. Yu, "A dual-band 2.45/6 GHz CMOS ³⁷¹ LNA utilizing a dual-resonant transformer-based matching network,'' ³⁷² *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 8, pp. 1743–1751, ³⁷³ Aug. 2012.
- ³⁷⁴ [4] G. M. Sung and X. J. Zhang, ''A 2.4-GHz/5.25-GHz CMOS variable ³⁷⁵ gain low noise amplifier using gate voltage adjustment,'' in *Proc. IEEE* ³⁷⁶ *56th Int. Midwest Symp. Circuits Syst.*, Columbus, OH, USA, Aug. 2013, ³⁷⁷ pp. 776–779.
- ³⁷⁸ [5] S. Sattar and T. Z. A. Zulkifli, ''A 2.4/5.2-GHz concurrent dual-band ³⁷⁹ CMOS low noise amplifier,'' *IEEE Access*, vol. 5, pp. 21148–21156, 2017.
- ³⁸⁰ [6] C. C. Chen and Y. C. Wang, ''A dual-wideband CMOS LNA using gain– ³⁸¹ bandwidth product optimization technique,'' *Circuits Syst. Signal Process*, ³⁸² vol. 36, no. 2, pp. 495–510, Feb. 2017.
- ³⁸³ [7] R. Singh, G. Slovin, M. Xu, T. E. Schlesinger, J. A. Bain, and J. Paramesh, ³⁸⁴ ''A reconfigurable dual-frequency narrowband CMOS LNA using phase-³⁸⁵ change RF switches,'' *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 11, ³⁸⁶ pp. 4689–4702, Nov. 2017.
- ³⁸⁷ [8] J. Lee and C. Nguyen, ''A K-/Ka-band concurrent dual-band single-³⁸⁸ ended input to differential output low-noise amplifier employing a novel ³⁸⁹ transformer feedback dual-band load,'' *IEEE Trans. Circuits Syst. I, Reg.* ³⁹⁰ *Papers*, vol. 65, no. 9, pp. 2679–2690, Sep. 2018.
- X. Yi, G. Feng, Z. Liang, C. Wang, B. Liu, C. Li, K. Yang, C. C. Boon, ³⁹² and Q. Xue, ''A 24/77 GHz dual-band receiver for automotive radar ³⁹³ applications,'' *IEEE Access*, vol. 7, pp. 48053–48059, 2019.
- W. L. Chang, C. Meng, J. H. Ni, K. C. Chang, C. K. Chang, P. Y. Lee, and ³⁹⁵ Y. L. Huang, ''Analytical noise optimization of single-/dual-band MOS ³⁹⁶ LNAs with substrate and metal loss effects of inductors,'' *IEEE Trans.* ³⁹⁷ *Circuits Syst. I, Reg. Papers*, vol. 66, no. 7, pp. 2454–2467, Jul. 2019.
- ³⁹⁸ [11] F. Tzeng, A. Jahanian, and P. Heydari, ''A multiband inductor-reuse CMOS ³⁹⁹ low-noise amplifier,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, ⁴⁰⁰ no. 3, pp. 209–213, Mar. 2008.
- ⁴⁰¹ [12] C. C. Chen and Y. C. Wang, ''A 2.4/5.2/5.8 GHz triple-band common-⁴⁰² gate cascode CMOS low-noise amplifier,'' *Circuits Syst. Signal Process*, ⁴⁰³ vol. 36, no. 9, pp. 3477–3490, Sep. 2017.
- ⁴⁰⁴ [13] X. Yu and N. M. Neihart, ''Analysis and design of a reconfigurable mul-⁴⁰⁵ timode low-noise amplifier utilizing a multitap transformer,'' *IEEE Trans.* ⁴⁰⁶ *Microw. Theory Techn.*, vol. 61, no. 3, pp. 1236–1246, Mar. 2013.
- ⁴⁰⁷ [14] N. Nallam and S. Chatterjee, ''Multi-band frequency transformations, ⁴⁰⁸ matching networks and amplifiers,'' *IEEE Trans. Circuits Syst. I, Reg.* ⁴⁰⁹ *Papers*, vol. 60, no. 6, pp. 1635–1647, Jun. 2013.
- ⁴¹⁰ [15] J. Lee and C. Nguyen, ''A concurrent tri-band low-noise amplifier with a ⁴¹¹ novel tri-band load resonator employing feedback notches,'' *IEEE Trans.* ⁴¹² *Microw. Theory Techn.*, vol. 61, no. 12, pp. 4195–4208, Dec. 2013.
- ⁴¹³ [16] S. Goswami, H. Kim, and J. L. Dawson, ''A frequency-agile RF frontend ⁴¹⁴ architecture for multi-band TDD applications,'' *IEEE J. Solid-State Cir-*⁴¹⁵ *cuits*, vol. 49, no. 10, pp. 2127–2140, Oct. 2014.
- 416 [17] K. Lim *et al.*, "A 65 -nm CMOS 2×2 MIMO multi-band LTE RF ⁴¹⁷ transceiver for small cell base stations,'' *IEEE J. Solid-State Circuits*, ⁴¹⁸ vol. 53, no. 7, pp. 1960–1976, Jul. 2018.
- ⁴¹⁹ [18] T. H. Lee, ''Passive RLC network,'' in *The Design CMOS Radio-Frequency* ⁴²⁰ *Integrated Circuits*, 2nd ed. New York, NY, USA: Cambridge Univ. Press, ⁴²¹ 2004, pp. 87–113.
- ⁴²² [19] H. Rashtian, S. Mirabbasi, T. Taris, Y. Deval, and J. B. Begueret, ''A 4- ⁴²³ stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing ⁴²⁴ to control gain, linearity, and input matching,'' *Analog Integr. Circ. Sig.* ⁴²⁵ *Process*, vol. 73, no. 3, pp. 757–768, Dec. 2012.
- ⁴²⁶ [20] T. P. Wang, ''Minimized device junction leakage current at forward-bias ⁴²⁷ body and applications for low-voltage quadruple-stacked common-gate ⁴²⁸ amplifier,'' *IEEE Trans. Electron Devices*, vol. 51, no. 5, pp. 1231–1236, ⁴²⁹ May 2014.
- ⁴³⁰ [21] H. Rashtian and S. Mirabbasi, ''Applications of body biasing in multistage ⁴³¹ CMOS low-noise amplifiers,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, ⁴³² vol. 61, no. 6, pp. 1638–1647, Jun. 2014.
- ⁴³³ [22] B.-K. Kim, D. Im, J. Choi, and K. Lee, ''A highly linear 1 GHz 1.3 ⁴³⁴ dB NF CMOS low-noise amplifier with complementary transconductance ⁴³⁵ linearization,'' *IEEE J. Solid-State Circuits*, vol. 49, no. 6, pp. 1286–1302, ⁴³⁶ Jun. 2014.
	- VOLUME 7, 2019 183769
- [23] M. Parvizi, K. Allidina, and M. N. El-Gamal, "Short channel output 437 conductance enhancement through forward body biasing to realize a 0.5 438 V 250 µW 0.6−4.2 GHz current-reuse CMOS LNA,'' *IEEE J. Solid-State* ⁴³⁹ *Circuits*, vol. 51, no. 3, pp. 574–586, Mar. 2016. ⁴⁴⁰
- [24] *Frequency Allocations Radio Regulations Articles*, document, ITU, 2016, ⁴⁴¹ pp. 37–186. ⁴⁴²
- [25] 3GPP, "Evolved universal terrestrial radio access (E-UTRA); base station 443 (BS) radio transmission and reception, v.12.9.0,'' 3rd Generation Partner- ⁴⁴⁴ ship Project, Tech. Rep. TS 36.104, Release 12, Sep. 2015.
B. Razavi. "Basic concents in RF design." in *RF Microelectronics*. 2nd ed. 446
- [26] B. Razavi, "Basic concepts in RF design," in *RF Microelectronics*, 2nd ed. Upper Saddle River, NJ, USA: Pearson, 2012, pp. 7–90. ⁴⁴⁷
- [27] C. C. Chen and Y. C. Wang, "3.1-10.6 GHz ultra-wideband LNA design 448 using dual-resonant broadband matching technique," *AEU-Int. J. Electron.* 449 *Commun.*, vol. 67, no. 6, pp. 500–503, Jun. 2013. 450
- [28] Y.-C. Hsiao, C. Meng, and C. Yang, ''Design optimization of single-/dual- ⁴⁵¹ band FET LNAs using noise transformation matrix," IEEE Trans. Microw. 452 *Theory Techn.*, vol. 64, no. 2, pp. 519–532, Feb. 2016. 453

YEN-CHUN WANG received the bachelor's 454 and Ph.D. degrees in electronic engineering ⁴⁵⁵ from Chung Yuan Christian University, Taiwan, ⁴⁵⁶ in 2007 and 2014, respectively. He is currently 457 a Postdoctoral Research Fellow with the College 458 of Electrical Engineer and Automation, Fuzhou ⁴⁵⁹ University, China. His research interest is in analog 460 and radio-frequency integrated circuits design. 461

462

ZHE-YANG HUANG was born in Kaohsiung, 463 Taiwan, in 1982. He received the B.S. and M.S. degrees from Chung Yuan Christian University ⁴⁶⁵ (CYCU), Chung-Li, Taiwan, in 2004 and 2006, ⁴⁶⁶ respectively, and the Ph.D. degree in electrical ⁴⁶⁷ engineering from National Chiao Tung University 468 (NCTU), Hsinchu, Taiwan, in 2015. ⁴⁶⁹

He has been an RFIC Design Engineer, since 470 2008, and an RFIC System Architecture Designer 471 with Hisilicon Semiconductor, since 2019. He is 472

engaged in RF integrated circuits (RFIC) and MMIC design. His research 473 interests include transceiver design, CMOS RFICs, MMICs, and SiGe ⁴⁷⁴ RFICs. 475

TAO JIN (M'08–SM'19) was born in Hubei, ⁴⁷⁶ China, in 1976. He received the B.S. and M.S. ⁴⁷⁷ degrees from Yanshan University, in 1998 and ⁴⁷⁸ 2001, respectively, and the Ph.D. degree in elec- ⁴⁷⁹ trical engineering from Shanghai Jiaotong Univer $sity, in 2005.$ 481

From 2005 to 2007, he worked as a Postdoctoral 482 Researcher with Shanghai Jiaotong University. ⁴⁸³ During this time, he was in charge of a research 484 group in the biggest dry-type transformer company ⁴⁸⁵

in Asia, Sunten Electrical Company, Ltd., to develop a new transformer 486 technology for distribution grids. From 2008 to 2009, he held a research 487 scientist position at Virginia Tech, Blacksburg, USA, where he was involved 488 in the design and testing of PMU technology and GPS/internet-based power 489 system frequency monitoring networks. In 2010, he joined Imperial College 490 London, U.K., as a European Union Marie Curie Research Fellow, where he 491 was focused on electrical technologies related to smart grids. He is currently a Professor with the College of Electrical Engineering and Automation, ⁴⁹³ Fuzhou University, China. He has published about 110 articles. He is a ⁴⁹⁴ member of the IEEE Power and Energy Society and the IEEE Industrial Electronics Society. He is also a Special Committee Member of the Chinese 496 Society of Electrical Engineering, the China Electro technical Society, and 497 more. He currently serves as an Associate Editor for the China Measurement 498 and Testing Technology and other journals. ⁴⁹⁹

500