

Received September 18, 2019, accepted November 26, 2019, date of publication December 9, 2019, date of current version December 30, 2019.

*Digital Object Identifier 10.1109/ACCESS.2019.2958059*

# Monolithic GaN Half-Bridge Stages With Integrated Gate Drivers for High Temperature DC-DC Buck Converters

M[I](https://orcid.org/0000-0002-6596-3014)AO CUI<sup>©1,2</sup>, (Student Member, IEEE), RUIZE SU[N](https://orcid.org/0000-0003-1884-7114)<sup>©3</sup>, (Member, IEEE), QINGLEI B[U](https://orcid.org/0000-0002-5652-1556) $^{\text{\textregistered 1,2}}$ , (Student Member, IEEE), WEN LIU<sup>2</sup>, HUIQI[N](https://orcid.org/0000-0002-0169-488X)G WEN®2, (Senior Member, IEEE), ANG LI<sup>1,2</sup>, YUN[G](https://orcid.org/0000-0002-5716-0713) C. LIANG<sup>@4</sup>, (Senior Member, IEEE), AND CEZH[O](https://orcid.org/0000-0002-4933-9692)U ZHAO<sup>@2</sup> <sup>1</sup>Department of Electrical Engineering and Electronics, University of Liverpool, Liverpool L69 3GJ, U.K. <sup>2</sup> Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou 215123, China

<sup>3</sup>State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China <sup>4</sup>Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260

Corresponding authors: Yung C. Liang (chii@nus.edu.sg) and Cezhou Zhao (cezhou.zhao@xjtlu.edu.cn)

This work was supported in part by the Natural Science Foundation of the Jiangsu Higher Education Institutions of China under Grant 18KJB470023, in part by the Suzhou Industrial Park Initiative Platform Development for Suzhou Municipal Key Laboratory for New Energy Technology under Grant RR0140, in part by the Key Program Special Fund in XJTLU under Grant KSF-A-05, Grant KSF-A-12, and Grant KSF-E-13, and in part by the XJTLU Research Development Fund under Grant PGRS-13-03-01 and Grant RDF-14-02-02.

**ABSTRACT** This paper presents a GaN based synchronous buck DC-DC converter, which monolithically integrates gate drivers and a half-bridge power stage in a  $3-\mu$ m enhancement-mode (E-mode) GaN-on-Si process. The fabricated synchronous converter with integrated gate drivers is based on E-mode GaN MIS-HFETs (metal-insulator-semiconductor heterojunction-field-effect-transistors), which have a large gate swing of 10 V due to the insertion of 20 nm high-k gate insulator  $Al_2O_3$ . At 100 kHz, the proposed DC-DC integrated circuits (ICs) exhibit good thermal stability at high temperatures up to 250 °C for 25 V down conversion. Furthermore, four different designs (asynchronous and synchronous) including converters with external drivers were systematically evaluated at different input voltages and duty cycles, the GaN-based DC-DC converters with integrated gate drivers exhibit small voltage overshoots and oscillations due to reduced parasitic inductance and chip size. These results validate the advantages of monolithic, lateral integration of half-bridge GaN ICs with gate drivers for high temperature power converters.

**INDEX TERMS** GaN integration circuits (ICs), high temperature operations, integrated gate drivers, synchronous and asynchronous dc-dc buck converters.

### **I. INTRODUCTION**

High temperature power converters are becoming increasing important in applications under extreme environment, such as electric vehicles, aviation and oil drilling. For electric vehicles, the ambient temperature of the hood is usually above 150  $°C$ , and the temperature near engine can even reach 200 °C. Si-based devices can only work at temperature below 150  $\degree$ C, however, the superior material properties of wide bandgap (WBG) semiconductors (GaN and SiC) with good thermal conductivity are expected to be excellent candidates for power converters at high temperatures over 200 <sup>°</sup>C in electrical vehicle applications.

Power integration becomes increasingly essential to fully utilize the superior performance of GaN material due to the reduced parasitic inductance, high power density and high-temperature operation. The lateral channel makes AlGaN/GaN heteroepitaxy structure an excellent candidate for power integrated circuits (ICs), compared with vertical GaN, dMode GaN and SiC technologies [1]. A design towards monolithic integration for low and mid power applications is proposed using Metal Insulator Semiconductor (MIS) or Metal Oxide Semiconductor (MOS) gate MIS-HEMTs (high-electron-mobility-transistors) [2]. A hybrid architecture using recessed gate and an insulator

The associate editor coordinating the review of this manuscript and approving it for publication was Moncef Tayahi.

#### **TABLE 1.** Recent studies of integrated GaN based DC-DC buck converters.



N.A.=Not Applicable.  ${}^{a}V_{G, max}$  and  ${}^{b}V_{G, min}$  are maximum and minimum driving voltages of integrated drivers.

was used by many studies [3]–[5] for enhancement (E-mode) devices. The recessed E-mode MIS-HFETs are excellent candidates for GaN-based power ICs, which can suppress gate leakage and provide strong immunity to large voltage overshoots or oscillations, especially in high frequency power switching circuits. The insulated gate ( $V_{GS}$  over 10 V) could be driven with circuits designed for the mainstream Si and SiC power MOSFETs, without any additional drivers or level shifters.

Monolithic integration of GaN drivers and GaN power transistors is highly recommended for high frequency operation and shows advantages of reduced chip size [6]. Recent studies [1], [7]–[9] have been reported to monolithically integrate gate drivers with power transistors for GaN-based DC-DC buck converters as summarized in Table 1. Most of these studies focus on the low voltage DC-DC converters, especially for point-of-load (POL) devices. However, these integrated GaN converters are only measured at room temperature (RT), or negative drive voltages are needed [8], [9]. Limited reports show high temperature characteristics of integrated GaN converters, which are essential for electrical vehicle applications at high temperatures over 200 ◦C. In this work, the monolithically integrated GaN-based synchronous buck converter with gate drivers and a half-bridge stage is proposed and experimentally evaluated, which exhibits good stability at high temperatures up to  $250 \degree C$ , with a large gate swing of 10 V and a relatively small circuit size of 3 mm<sup>2</sup> as well. In addition, the low frequency in this work is caused by current or mobility degradation of recessed channel compared with other works. Fully recessed gate is recommended in this work in GaN ICs platform, and balance should be made between  $V_{th}$  of E-mode devices and current degradation using recessed E-mode GaN MIS-HFETs.

In this work, the design, fabrication process and characterization of the integrated gate drivers using E-mode AlGaN/GaN MIS-HFETs are proposed, the gate drivers consist of direct coupled FET logic (DCFL) inverters [10]–[13], a buffer stage [7], [14], [15]. The fabricated synchronous converter with monolithically integrated GaN drivers and one half-bridge power stage ( $V_{IN} = 15$  to 25 V at 100 kHz) shows less temperature degradation at 250 ◦C at various duty cycles and input voltages. Results in this work validate the advantages of E-mode AlGaN/GaN MIS-HFETs for monolithic integration ICs in achieving high temperature, high power density and high efficiency power converters.

## **II. DEVICE FABRICATION AND CHARCTERISTICS**

This section describes the fabrication process and device characteristics of both E-mode and D-mode devices at room temperatures and also high temperatures.

## A. FABRICATION PROCESS

The GaN ICs were fabricated on GaN-on-Si substrate consisting of a 4.2  $\mu$ m GaN buffer, a 21 nm AlGaN and 1 nm GaN cap layer. The process started with mesa etching, and a 100 nm  $\sin x$  was deposited as an etching hard mask for E-mode gate recess, and digital etching [16] was performed to fully etch the barrier layer to realize E-mode devices. After  $\text{SiN}_x$  removal by buffered oxide etch (BOE), Au-free source and drain contacts [17], [18] were formed by Ti/Al/Ni/TiN (22.5/90/45/100 nm) evaporation followed by a rapid thermal anneal at  $900 °C$ . Then, a 20 nm atomic layer deposition  $(ALD)$  Al<sub>2</sub>O<sub>3</sub> gate dielectric layer for E/D-mode devices was deposited followed by the evaporation of Ni/TiN as the gate metal. Lastly, a 100 nm  $\text{SiN}_x$  was deposited as inter-metal dielectrics and a 200 nm Al metal was finally evaporated as metal connection on GaN ICs platform.

## B. DEVICE CHARACTERISTICS

Fig. 1 shows the DC characteristics of discrete E-mode and D-mode devices which were fabricated on the same chip with GaN gate drivers and power transistors. At  $25 \degree C$ , the threshold voltage  $(V_{th})$  is  $+1.5$  V and the maximum output current ( $I_{DS, max}$ ) is 240 mA/mm ( $V_{DS} = 10$  V) for E-mode devices, whereas  $V_{th}$  is  $-7.1$  V and  $I_{DS, max}$  is 480 mA/mm  $(V_{DS}$  = 10 V) for D-mode devices. When the temperature is increased up to  $250 °C$ , both D-mode and E-mode devices show degraded performance. At 250  $\degree$ C, the V<sub>th</sub> is



**FIGURE 1.** Output and transfer characteristics of E-mode MIS-HFETs (a) and (b), D-mode MIS-HEMTs (c) and (d) at 25  $\degree$ C and 250  $\degree$ C, respectively. (Device dimension: L<sub>GS</sub> /W<sub>G</sub> /L<sub>G</sub> /L<sub>GD</sub> = 5/50/3/10  $\mu$ m).

 $+1.2$  V and the  $I_{DS, max}$  decreases to 135 mA/mm for E-mode devices, whereas D-mode MIS-HEMTs show a Vth of  $-4.6$  V and a decreased  $I_{DS, max}$  of 143 mA/mm. The decrease of output current at high temperature is due to degradation of channel mobility [19], [20]. The GaN-based E-mode MIS-HFETs show better  $V_{th}$ -thermal stabilities than D-mode MIS-HEMTs, which is attributed to the absence of polarized barrier layer in E-mode HFETs. The temperature-induced  $V_{th}$ instability in D-mode AlGaN/GaN MIS-HEMTs is mainly caused by  $Al_2O_3/AlGaN$  interface traps [21], [22], and the positive shift of threshold voltage of D-mode MIS-HEMTs might be caused by the strain relaxation in AlGaN barrier above 250 ◦C [23]. Efforts should be made to improve the reliability of dielectric at high temperatures, and to provide a promising pathway toward reliable and stable insulated GaN-based ICs for high temperature applications.

# **III. MONOLITHIC GATE DRIVERS WITH INTEGRATED GAN HALF-BRIDGE POWER STAGES**

The monolithic half-bridge stage shown in Fig. 2 includes a high-side transistor  $(H<sub>S</sub>)$  and a low-side transistor  $(L<sub>S</sub>)$ . At the first half period, when the high-side transistor is at on-state ( $V_{GS}$  H is at high voltage and  $V_{DS}$  H is at low voltage) and the low-side transistor is at off-state ( $V_{GS}$  L is at low voltage and  $V_{DS-L}$  is at high voltage), the output voltage (V<sub>OUT</sub>) is obtained by deducting the voltage drop of the inductor L from an input voltage  $(V_{IN})$ . At the second half period, when the



**FIGURE 2.** Circuit diagram and switch timing chart of synchronous DC-DC buck converter with a half-bridge stage [7]. V<sub>GS\_H</sub> and V<sub>DS\_H</sub> are gate to source voltage and drain to source voltage of the high-side transistor  $\mathsf{H}_\mathsf{S}$ , respectively.  $V_{GS\ L}$  and  $V_{DS\ L}$  are gate to source voltage and drain to source voltage of the low-side transistor L<sub>S</sub>, respectively.

high-side transistor is at off-state  $(V_{GS_H}$  is at low voltage and  $V_{DS}$   $_H$  is at high voltage), while the low-side transistor is at on-state ( $V_{GS_L}$  is at high voltage and  $V_{DS_L}$  is at low voltage), the  $V_{\text{OUT}}$  is equal to the voltage drop of the inductor. The total area under the inductor voltage is zero whenever the converter operates in steady states,  $V<sub>L</sub>$  refers to the voltage of the inductor and D is the duty cycle of the input of the highside transistor, so equation [\(1\)](#page-2-0) can be obtained:

<span id="page-2-0"></span>
$$
\begin{aligned}\nT_s & \int v_L(t) \, dt = 0 \\
(V_{IN} - V_{OUT}) \times D + (-V_{OUT}) \times (1 - D) = 0 \\
V_{OUT} = DV_{IN} \tag{1}\n\end{aligned}
$$

The synchronous DC-DC converter down-converts the input voltage through changing the duty cycles of the highside transistor. Both high-side driver and low-side driver need to provide the required gate to source voltages to switch on the corresponding power transistors. The low-side driver is easy to control since the source of the low-side transistor is grounded. However, since the source voltage of the highside transistor is switching between zero and input voltage  $V_{IN}$ , the high-side driver should provide efficient level shift to ensure required gate to source voltage of the high-side transistor. This section presents integrated gate drivers for DC-DC buck converters, the mechanism of the bootstrapped driver is introduced in section III-A, the asynchronous and synchronous buck converters with integrated gate drivers are illustrated in section III-B and III-C, respectively.

#### A. BOOTSTRAP DRVIER

Fig. 3 shows the circuit diagram of a bootstrap driver, and it operates as followings: when the high-side transistor  $H_S$ is at off-state, and the low-side transistor  $L<sub>S</sub>$  is at on-state, the  $V<sub>S</sub>$  is pulled down to the ground and the  $V<sub>DD</sub>$  power supply charges the bootstrap capacitor  $C_{BT}$  through bootstrap diode  $D_{BT}$  (the charging path is shown as the red line). On the other hand, when the  $V<sub>S</sub>$  is pulled up to a higher voltage by the switching-on process of the high side transistor  $H<sub>S</sub>$  (the lowside transistor  $L<sub>S</sub>$  is at off-state), the increased  $V<sub>S</sub>$  will reverse the bootstrap diode  $D_{BT}$  and block the rail voltage from  $V_{DD}$ , and the bootstrap capacitor discharges current through blue



**FIGURE 3.** Circuit diagram of a bootstrap driver with a half-bridge stage (red line and blue line are the charging and discharging current paths of the bootstrap driver, respectively).



**FIGURE 4.** (a) The circuit diagram of the GaN-based asynchronous DC-DC buck converter with an integrated gate driver. (b) The experimental setup and microphotograph of the integrated circuits. (The parameters of discrete components are: L=1 mH, C=20  $\mu$ F, R=500  $\Omega$ , V<sub>DD</sub> = 10 V, V<sub>IN</sub> = 20 V, f=100 kHz, D=0.5, the threshold voltage V<sub>F</sub> of the discrete diodes D and  $D_{BT}$  is +0.7 V,  $C_{BT}$  = 22 nF).

line, the floating  $V_{BS}$  supply maintains the required gate to source voltage to fully turn on the high-side transistor H<sub>S</sub>.

## B. ASYCHRONOUS DC-DC BUCK CONVERTER WITH AN INTEGRATED GATE DRVIER

Fig. 4 (a) shows the circuit diagram of a GaN based asynchronous DC-DC buck converter with an integrated gate driver. The gate driver and the power transistor  $E_0$  were integrated on one chip. The experimental setup is shown in Fig. 4 (b), the inductor L, diode D, capacitor C and the load resistor R were integrated on a PCB board, the integrated gate driver and power transistor  $E_0$  were externally connected with

#### **TABLE 2.** Device parameters for asynchronous buck converter.

Components	Devices	Width (um)
<b>DCFL</b> inverters	$D_1, D_2, D_3$	
	$E_1, E_2, E_3$	200
Buffer stage	$E_{B1}$ , $E_{B2}$	500
Power transistor	E۵	1000

The gate length  $L_G$  is 3  $\mu$ m for all devices.



**FIGURE 5.** Dynamic waveforms of the GaN-based asynchronous DC-DC converter in Fig. 4 at room temperature 25 ◦C (a) and 250 ◦C (b), respectively, when duty cycle is 0.5.  $V_{GO}$  is the input gate signal of the driver, V<sub>G</sub> is the output voltage of the gate driver, V<sub>S</sub> is the source voltage of the power transistor E<sub>0</sub>, and the V<sub>GS</sub> voltage between V<sub>G</sub> and V<sub>S</sub> is equal to the gate to source voltage of power transistor E $_{\rm 0}$ .

the bootstrap diode  $D_{BT}$ , bootstrap capacitor  $C_{BT}$  and components of PCB board using probes. The high temperature tests were also carried out to study the thermal properties of the proposed converters. During the high temperature tests, the GaN chip with integrated gate drivers and power transistor  $E_0$  were heated on the hot stage, whereas  $C_{BT}$ ,  $D_{BT}$  and the PCB board were off the probing stage. The parameters of the integrated asynchronous buck converter are shown in Table 2, which are based on our previous work [18]. The integrated driver consists of direct coupled FET logic (DCFL) inverters and a buffer stage. To be specific, one DCFL inverter contains a D-mode device with gate and source connected, and an E-mode device as well. The buffer stage consists of two E-mode devices  $E_{B1}$  and  $E_{B2}$  for high speed switching transition.

Fig. 5 shows the dynamic waveforms of the integrated buck converter in Fig. 4. The pull-up voltage  $V_{DD}$  is 10 V and the input voltage of the converter  $V_{IN}$  is 20 V. When the input of the gate driver  $V_{G0}$  is at a high voltage of 10 V, the output of the driver  $V_G$  is at low voltage around 0 V and the power transistor  $E_0$  is at off-state. Hence, the floating source  $V<sub>S</sub>$  is pulled down to the ground through the discrete diode D. On the other hand, when the input voltage of the driver  $V_{G0}$  is 0 V, the high output voltage of  $V_{G}$  will turn on the power transistor  $E_0$ , and therefore  $V_s$  is pulled up to

**TABLE 3.** Device parameters for synchronous buck converter.

Components	Devices	Width $(\mu m)$
DCFL inverters(HS)	$D_1, D_2, D_3$	5
	$E_1, E_2, E_3$	200
Buffer stage(HS)	$E_{\rm B1}$ , $E_{\rm B2}$	500
DCFL inverters(LS)	$D_4, D_5$	5
	$E_4, E_5$	200
Buffer stage(LS)	$E_{B3}$ , $E_{B4}$	500
Power transistor	$E_{HS}$ , $E_{LS}$	1000

The gate length  $L_G$  is 3  $\mu$ m for all devices.

 $V_{\text{IN}} = 20$  V. The bootstrap driver will reverse the bootstrap diode  $D_{BT}$  and the floating  $V_{BS}$  supply pull up the  $V_G$  to a higher voltage, which provides the required gate to source voltage  $V_{GS}$  in order to maintain the power transistor  $E_0$  at on-state, as discussed in the previous session. The dynamic waveforms  $V_{G0}$ ,  $V_{G}$ ,  $V_{S}$  and calculated  $V_{GS}$  are shown in Fig. 5 (a) at room temperature and Fig. 5 (b) at 250  $\,^{\circ}\text{C}$ , respectively. At 100 kHz, the output voltage waveforms of the driver V<sub>GS</sub> can function well with small voltage overshoots and oscillations even at high temperature 250  $°C$ , owing to full integration of the gate driver and power transistor, this indicates the advantages of using GaN MIS-HFETs technology in GaN ICs platform. Additionally, the maximum voltage of  $V_{GS}$  (around 9 V) is slightly lower than  $V_{DD} = 10$  V, which is caused by the voltage drop of the diode ( $V_F = +$ 0.7 V) during the charging process of the bootstrap driver, since the open-loop test shows a maximum voltage of 10 V with  $V<sub>S</sub>$  grounded. In addition, it is found that the etch depth of the barrier layer is essential, when we use recessed gate with insulators to achieve GaN ICs for power converters, especially for gate drivers with multi-stages. What's more, the full recess of the barrier is recommended, because the output of the drivers with partial recess can easily work at the first stage but hardly at the following stages. However, if the channel is over-recessed, the current degradation and operating frequency might be concerns, so balance should be made between  $V_{th}$  of E-mode devices and current/mobility degradation.

## C. SYNCHRONOUS DC-DC BUCK CONVERTER WITH INTEGRATED GATE DRVIERS AND A HALF-BRIDGE STAGE

The synchronous buck converter with a half-bridge power stage is an important topology in power converter configurations. The detailed parameters of the proposed half-bridge power stage with integrated gate drivers are listed in Table 3.

The circuit diagram of the proposed synchronous buck converter is shown in Fig. 6 (a), and Fig. 6 (b) shows the experimental setup and microphotograph of the synchronous buck converter. In order to compare different designs (asynchronous and synchronous) of buck converters, we use the same external load side as Fig.4 in this work, including a discrete diode D, an inductance L, a load capacitor C and a resistor R in the PCB board. The synchronous buck converter



**FIGURE 6.** (a). The circuit diagram of GaN-based synchronous DC-DC buck converter with integrated gate drivers. (b) The experimental setup and microphotograph of the proposed circuit. (The parameters of discrete components are: L=1 mH, C=20  $\mu$ F, R=500  $\Omega$ . V<sub>DD</sub> = 10 V,  $V_{IN}$  = 20 V, f=100 kHz, duty cycle=0.5, the threshold voltage V<sub>F</sub> of the discrete diodes D and D<sub>BT</sub> is +0.7 V, C<sub>BT</sub> = 22 nF).

integrates a high-side gate driver, a low-side driver, a highside power transistor E<sub>HS</sub> and a low-side power transistor  $E_{LS}$ . Normally, the inputs of high-side driver  $V_{G0}$  H and lowside driver  $V_{G0,L}$  are reversely oriented and have a dead time between them in order to avoid short circuit or shootthrough failure [24], [25]. In this work, the input signals of both high-side and low-side drivers are in the same direction for simplicity due to the different numbers of DCFL inverters (the stage number is odd in the high-side driver and even in the low-side driver). That means the output voltage of the high-side driver  $V_{GH}$  is reverse with the input voltage of the high-side driver  $V_{G_0,H}$ , whereas the output voltage of the low-side driver  $V_{G_L}$  changes in the same direction with the input voltage  $V_{G0 L}$ . Meanwhile, the synchronous buck converter has a dead time of 0.25  $\mu$ s between V<sub>G0</sub> H and  $V_{G0 L}$  to avoid simultaneous conduction of two power transistors  $E_{HS}$  and  $E_{LS}$ , and 0.25  $\mu$ s is chosen to prevent short circuit or shoot-through failure because the proposed driver in Fig. 4 shows propagation delay times of less than  $0.22 \mu s$  at various temperatures, similar with rise times and fall times of less than 0.25  $\mu$ s at various temperatures in our previous work [18].

Fig. 7 (a) and (b) show dynamic waveforms of the GaN-based synchronous buck converter at 25  $\rm{°C}$  and 250  $\rm{°C}$ ,



**FIGURE 7.** Dynamic waveforms of GaN-based synchronous DC-DC converter in Fig. 6 at room temperature 25 °C (a) and 250 °C (b), respectively.  $V_{GO_H}$  and  $V_{G_H}$  are the input and output voltages of the high-side driver, respectively. V<sub>G0\_L</sub> and V<sub>G\_L</sub> are the input and output voltages of the low-side driver, respectively. V<sub>GS\_H</sub> (voltage between V<sub>G\_H</sub> and V<sub>S</sub>) is equal to the gate to source voltage of high-side transistor E<sub>HS</sub>, whereas  $V_{GS\_L}$  or  $V_{G\_L}$  is the gate to source voltage of the low-side transistor  $E_{LS}$ .

respectively. The input signal  $V_{G0/H}$  has a 0.25  $\mu$ s extension over  $V_{\text{GOL}}$  during switching-on and switching-off transition, this ensures a 0.25  $\mu$ s dead time control between the highside transistor  $E_{HS}$  and low-side transistor  $E_{LS}$ . As the similar discussion in part B, when the input signals of high-side driver  $V_{G0}$  H and low-side driver  $V_{G0}$  L are both at a high voltage of 10 V, the corresponding  $V_{G_H}$  and  $V_{G_L}$  are at low voltage and high voltage, respectively. Hence, the high-side transistor  $E_{HS}$  is at off-state and the low-side transistor  $E_{LS}$  is at onstate,  $V_S$  is pulled down to the ground through the low-side transistor  $E_{LS}$ . On the other hand, when  $V_{G0/H}$  and  $V_{G0/L}$  are both equal to 0 V, this leads to a high voltage of 10 V at  $V_{\text{G-H}}$ and a low voltage at  $V_{G-L}$ , respectively. Therefore, the highside transistor E<sub>HS</sub> is switched on and the low-side transistor  $E_{LS}$  is switched off, and the floating  $V_S$  is consequently pulled up to  $V_{IN}$ , enabling the bootstrap driver to maintain specific gate to source voltage of the high-side transistor  $E_{HS}$ as the previous discussion. The proposed half-bridge transistors with integrated high-side and low-side drivers work well at 25 ◦C and 250 ◦C with small voltage overshoots and oscillations in Fig. 7 (a) and Fig. 7 (b), respectively. In addition, the  $V_{GS}$  H of the high-side driver is a little bit lower than VGS in Fig. 5 due to the additional low-side loop. This is because the maximum voltage of  $V_{GS}$  or  $V_{GS}$  H is determined by voltage bias supply  $V_{BS}$  of the bootstrap driver. The  $V_{BS}$ (during charging process of the bootstrap) in Fig. 5 is equal to  $V_{DD}$ - $V_F$ ,  $V_F$  is the threshold voltage of the diode  $D_{BT}$ , whereas  $V_{BS}$  of the synchronous converter in Fig. 7 is equal to  $V_{DD}$  H-V<sub>F</sub>-V<sub>DS</sub>,  $_{ONLS}$  due to the existence of the low-side transistor ELS during the charging process of the bootstrap driver, where  $V_{DS,ONLS}$  is on-state drain to source voltage of the low-side transistor  $E_{LS}$ . This possibly explain the lower  $V_{GS,H}$  in Fig. 7, and a lower  $V_{GS,L}$  can also be explained by the existence of high-side loop as the similar discussion.



**FIGURE 8.** Experimental results of the asynchronous converter in Fig. 4 at various duty cycles and temperatures, f=100 kHz. (a)  $V_{IN}$  = 15 V, (b)  $V_{IN}$  = 20 V and (c)  $V_{IN}$  = 25 V.

Nevertheless, this does not affect the switching performance of the power transistors and hence converter performance in the following Part IV.

#### **IV. CONVERTER RESULTS AND DISCUSSIONS**

Fig. 8 shows results of the asynchronous converter in Fig. 4 over a wide temperature range from 25 ◦C to 250 ◦C, the calculated values using equation [\(1\)](#page-2-0) were also plotted for comparison. Here, the duty cycles of output waveforms of the bootstrap driver  $V_G$  are used for the simplicity. The output voltages of the asynchronous buck converter increase with increasing duty cycles, and the overall performance is close to theoretical lines. Moreover, there is only small degradation of output voltages at high temperatures up to  $250 \degree C$ , this indicates the good performance of GaN ICs for high temperature power converters at extreme environment. In addition, there is some dispersion of output voltages at a low duty cycle of 0.2, which might be caused by asynchronous topology and will be discussed later.

The discrepancies between experimental and calculated values in Fig. 8 are observed with increasing input voltages and duty cycles. At room temperature with  $V_{IN} = 15$  V, the discrepancy at a duty cycle of 0.8 is 2 V, this value increases up to 3 V, 4 V at  $V_{IN}$  = 20 V, 25 V, respectively. The possible cause of this phenomena is due to increased dynamic  $R_{ON}$  with increasing  $V_{IN}$  and duty cycles, the increased dynamic R<sub>ON</sub> or current collapse is mainly caused by defects traps [26]–[28].

As shown in Fig. 9 (a),  $V_{IN}$  = 20 V with different duty cycles of 0.2, 0.5 and 0.8,  $V_{DS}$  refers to the drain to source voltage of the power transistor  $E_0$  and is normally as low as zero at on-state in an ideal case. However, when the power transistor is at on-state, the increased  $R_{ON}$  or  $V_{DS}$  will change equation [\(1\)](#page-2-0) to equation [\(2\)](#page-6-0). Compared with equation [\(1\)](#page-2-0), the output voltage decreases at higher duty cycles due to increased  $R_{ON}$  or  $V_{DS,ON}$ , this can explain the decreased output voltages at high duty cycles in Fig. 8. On the other hand, the input voltage can also affect dynamic  $R_{ON}$  as shown



**FIGURE 9.** (a) Dynamic V<sub>S</sub> and V<sub>DS</sub> at different duty cycles 0.2, 0.5 and 0.8 at  $V_{IN}$  = 20 V. (b) Dynamic V<sub>S</sub> and V<sub>DS</sub> at different input voltages of 15 V, 20 V and 25 V with a duty cycle of 0.8. Temperature=25  $\degree$ C,  $f=100$  kHz.

in Fig. 9 (b), with a duty cycle of 0.8, the on-state voltage V<sub>DS,ON</sub> or dynamic R<sub>ON</sub> increases slightly when the input voltage varies from 15 V to 25 V. This might be caused by off-state drain voltage induced traps, which may promote the trapping of electrons under the gate and in the gate-drain access region [29]. When the power transistor is at off-state with a positive drain voltage, which is equal to  $V_{\text{IN}}$  in the converter, electrons are captured by defect traps. When the power transistor switches on, the trapped electrons cannot escape immediately and lead to a reduced current or an increased  $R_{ON}$ , and a higher  $V_{IN}$  of 25 V leads to more electrons traps at off-state and an increased  $R_{ON}$  compared with a lower  $V_{IN}$ of 15 V in Fig. 9 (b). This possibly explains the increased discrepancies between calculation and experiment results at higher input voltages in Fig. 8.

<span id="page-6-0"></span>
$$
(V_{IN} - V_{OUT} - V_{DS,ON}) \times D + (-V_{OUT}) \times (1 - D) = 0
$$
  

$$
V_{OUT} = D(V_{IN} - V_{DS,ON})
$$
 (2)

Fig. 10 shows the synchronous converter results in Fig. 6 over a wide temperature range from 25  $°C$  to 250  $°C$ , and here we use the duty cycle of the output waveform  $V_{GS}$  H of the high side driver. The output voltages of the synchronous buck converter show the similar trends with the asynchronous converter. However, the synchronous buck converter with an integrated half-bridge power stage shows more stable and uniform performance under various temperatures from 25 °C to 250 ◦C, and it shows less temperature dispersion not only at different duty cycles, but also at different input voltages compared with the results of the asynchronous converter in Fig. 8. The stable performance at high temperatures outstands the excellent candidate of the synchronous converter with a half-bridge stage in power converter applications at extreme environment.

The reason why the integrated synchronous converter shows better temperature performance over the integrated asynchronous converter can be explained as the follows. In Fig. 8, the asynchronous converter shows some



**FIGURE 10.** Experimental results of the synchronous converter in Fig. 6 at various duty cycles and temperatures at  $f=100$  kHz. (a)  $V_{IN}$  = 15 V, (b)  $V_{IN}$  = 20 V and (c)  $V_{IN}$  = 25 V.

temperature dispersion especially at a low duty cycle of 0.2, in order to analyze the difference between two topologies, here we take duty cycle  $D=0.2$  as an example. Fig. 11 (a) and Fig. 11 (b) present the dynamic  $V_S$  and  $V_{DS}$  of the asynchronous converter and synchronous converter at various temperatures from 25  $\degree$ C to 250  $\degree$ C, respectively. It can be obviously observed that the synchronous converter shows better  $V_S$  and  $V_{DS}$  waveforms at various temperatures, especially during the switching-on transition of the high-side transistor. The low-side transistor ELS of the synchronous converter in Fig. 6, conducts load current instead of the discrete D of the asynchronous converter in Fig. 4, here we do not consider the small conduction loss of the discrete diode D during deadtimes. When the high-side transistor  $E_{\text{HS}}$ is at off-state, the large current of the low-side transistor ELS will speed up the discharging process of the converter. On the other hand, the large discharging current of low-side transistor  $E_{LS}$  will accelerate to pull up the floating  $V_S$  to  $V_{\text{IN}}$  and speed up the switching-on transition of the high-side transistor  $E_{HS}$ . This can explain the good stability of the synchronous converter at various duty cycles and temperatures in Fig. 10.

The excellent performance of the synchronous buck converter with integrated gate drivers and a half-bridge stage emphasizes the importance of the full integration design on a single chip, especially for high temperature operations in electrical vehicle applications. In order to fully understand the advantages of GaN ICs, both asynchronous and synchronous DC-DC buck converters using external drivers were experimentally compared but with discrete GaN based E-mode MIS-HFETs, which were fabricated on the same chip with the integrated circuits in Fig. 4 and Fig. 6. The external drivers used in this work are Texas Instruments LM5113, and the output voltages of logic high  $V_{OH}$  and logic low V<sub>OL</sub> are 5 V and 0 V, respectively. Besides, the external drivers have limited temperature operation of less than 150  $\degree$ C, so the comparison was carried out only at room temperature.



**FIGURE 11.** Dynamic V<sub>S</sub> and V<sub>DS</sub> of (a) asynchronous converter in Fig. 4 and (b) synchronous converter in Fig. 6 at various temperatures (V<sub>DS</sub> is the drain to source voltage of the high-side transistor E<sub>HS</sub>). Duty cycle D=0.2,  $V_{IN}$  = 20 V, f=100 kHz.



**FIGURE 12.** Converters comparison between integrated drivers and external drivers. (a)  $V_{IN} = 15 V$ , (b)  $V_{IN} = 20 V$  and (c)  $V_{IN} = 25 V$ . Four different designs of converters, including asynchronous converter with external driver (A. w/ ext. driver), synchronous converter with external driver (S. w/ ext. driver), asynchronous converter with integrated driver (A. w/ int. driver in Fig. 4). and synchronous converter with integrated drivers (S. w/ int. driver in Fig. 6).

At room temperature, Fig. 12 compares four different designs for the buck converters, asynchronous and synchronous converters with external drivers, asynchronous (Fig. 4) and synchronous (Fig. 6) converters with integrated drivers, respectively. The latter two converters integrate power transistors, whereas the two converters with external drivers were externally connected with E-mode power transistors, which were fabricated on the same chip with GaN ICs in Fig. 4 and Fig. 6, and they have the same gate width of 1000  $\mu$ m with power transistors  $E_0/E_{\text{HS}}/E_{LS}$ . In addition, the same PCB board in Fig. 4 and Fig. 6 was used in converters with external drivers in order to study the impact of different drivers on the performance of the converters. In Fig. 12 (a) and (b), the synchronous converter with integrated drivers shows slightly higher output voltages, owing to high-speed transition and low  $R_{ON}$  as the previous discussion. At  $V_{IN} = 25$  V in Fig. 12 (c), converters with



FIGURE 13. At room temperature, dynamic V<sub>GS</sub> and V<sub>DS</sub> of (a) asynchronous converter w/ external driver, (b) synchronous converter w/ external drivers, (c) asynchronous converter w/ integrated driver in Fig. 4 and (d) synchronous converter w/ integrated drivers in Fig. 6. D=0.2, V<sub>IN</sub> = 25 V, f=100 kHz. V<sub>GS\_H</sub>/V<sub>GS\_L</sub> and V<sub>DS\_H</sub>/V<sub>DS\_L</sub> refer to gate<br>to source voltage and drain to source voltage of high-side/low-side transistors, respectively.

integrated drivers exhibit higher output voltages than converters with external drivers, and the discrepancies increase with increasing duty cycles. In addition, both asynchronous and synchronous converters with integrated drivers show similar output voltages at 25 V, which is attributed to the role of increased dynamic  $R_{ON}$  caused by high input voltages.

Even though there are no obvious output voltage differences at low duty cycles among converters with external drivers and integrated drivers in Fig. 12, the dynamic waveforms vary a lot from each other. Fig. 13 shows dynamic V<sub>GS</sub> and V<sub>DS</sub> waveforms of the high-side transistor in four different converters with a duty cycle of 0.2 at  $V_{\text{IN}} = 25$  V. Converters with integrated drivers in Fig. 13 (c) and Fig. 13 (d) show small gate overshoots and oscillations, while converters with external drivers in Fig. 13 (a) and Fig. (b) exhibit obvious gate voltage  $V_{GS}$  overshoots up to 10 V or undershoots around negative −5 V, and obvious voltage oscillations as well. The large gate overshoots or undershoots can seriously damage or breakdown switching transistors, especially for low gate voltage swing transistors [30], such as HEMTs or P-GaN HEMTs, which usually show  $V_{G,max}$  less than 7 V [29]. The voltage overshoots and oscillations in external drivers are caused by the increased parasitic inductance through external connection. Besides, there are also serious drain to source  $V_{DS}$  overshoots due to overshoots of  $V_{GS}$  signal in converters with external drivers, which will impact the accuracy of the output voltages to some extent. What's more, there is obvious waveform distortion of V<sub>DS</sub> for the asynchronous converter with the external driver in Fig. 13 (a) before the high-side transistor switches on. This might be caused by low charging and discharging current at a low duty cycle of 0.2, the synchronous converter with external drivers can solve the problem owing to the low-side loop of the synchronous topology in Fig. 13 (b), the high duty cycle D=0.8 of the low-side transistor can maintain the  $V<sub>S</sub>$  at



**FIGURE 14.** At room temperature, V<sub>GS</sub> and V<sub>DS</sub> of (a) asynchronous converter w/ external driver, (b) synchronous converter w/ external drivers, (c) asynchronous converter w/ integrated driver in Fig. 4 and (d) synchronous converter w/ integrated drivers in Fig. 6. D=0.8,  $V_{IN} = 25 V$ , f=100 kHz.

0 V through ELS instead of the discrete diode D. However, the asynchronous converter in Fig. 13 (c) does not have this problem due to the integrated driver, which acts as a current booster even at low duty cycles.

Fig. 14 shows dynamic  $V_{GS}$  and  $V_{DS}$  waveforms of four different converters with a duty cycle of 0.8 at  $V_{IN}$  = 25 V. Besides the similar overshoots and oscillation as the previous discussion, converters with external drivers show obvious degradation of dynamic  $R_{ON}$  or  $V_{DS,ON}$  in Fig. 14 (a) and Fig. 14 (b). The possible reason might be due to the degradation of dynamic  $R_{ON}$  with increased switching loss or increased parasitic inductance by external connection, the increased power loss will be more serious and lead to self-heating problems at high input voltage of 25 V. This will consequently degrade dynamic  $R_{ON}$  and cause output reduction as shown in Fig. 12 (c). Overall, dynamic waveforms in Fig. 13 and Fig. 14 (despite of low maximum  $V_{GS}$  as the previous discussion) emphasize the importance of the full integration of gate drivers and power transistors, to reduce the parasitic inductance, power loss and chip size as well.

#### **V. CONCLUSION**

Power integration is essential to fully utilize the advantages of GaN technologies, especially at high temperatures over 200 ◦C for electrical vehicle applications. This paper addresses the integration of gate drivers with a half-bridge stage based on E-mode GaN MIS-HFETs. The asynchronous and synchronous buck DC-DC converters with integrated gate drivers were evaluated at high temperatures from 25 °C to 250 ◦C with a frequency of 100 kHz, both converters can operate at high temperatures with an input voltage from 15 V to 25 V. However, the synchronous buck converter with a halfbridge stage shows better stability at various temperatures, duty cycles and input voltages due to the advantages of fast switching transition of the topology. Moreover, the asynchronous and synchronous buck converters with external

drivers were also tested and compared, the large voltage overshoots and oscillations were observed and can seriously affect the dynamic waveforms of the converters at low duty cycles and at a high input voltage of 25 V. These results emphasize the importance of full integration ICs on a single chip in achieving high temperature, high power density and high efficiency power converters.

## **ACKNOWLEDGMENT**

*(Miao Cui and Ruize Sun contributed equally to this work.)*

#### **REFERENCES**

- [1] N. Fichtenbaum, M. Giandalia, S. Sharma, and J. Zhang, ''Half-bridge GaN power IcS: Performance and application,'' *IEEE Power Electron. Mag.*, vol. 4, no. 3, pp. 33–40, Sep. 2017.
- [2] H. Amano *et al.*, ''The 2018 GaN power electronics roadmap,'' *J. Phys. D, Appl. Phys.*, vol. 51, Mar. 2018, Art. no. 163001.
- [3] N. Kaneko, O. Machida, M. Yanagihara, S. Iwakami, R. Baba, H. Goto, and A. Iwabuchi, ''Normally-off AlGaN/GaN HFETs using NiOx gate with recess,'' in *Proc. 21st Int. Symp. Power Semiconductor Devices IC's*, Jun. 2009, pp. 25–28.
- [4] M. Su, C. Chen, and S. Rajan, ''Prospects for the application of GaN power devices in hybrid electric vehicle drive systems,'' *Semicond. Sci. Technol.*, vol. 28, no. 7, 2013, Art. no. 074012.
- [5] R. Chu, A. Corrion, M. Chen, R. Li, D. Wong, D. Zehnder, B. Hughes, and K. Boutros, "1200-V normally off GaN-on-Si field-effect transistors with low dynamic on -resistance,'' *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 632–634, May 2011.
- [6] S. Ujita, Y. Kinoshita, H. Umeda, T. Morita, K. Kaibara, S. Tamura, M. Ishida, and T. Ueda, ''A fully integrated GaN-based power IC including gate drivers for high-efficiency DC-DC converters,'' in *Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits)*, Jun. 2016, pp. 1–2.
- [7] S. Ujita, Y. Kinoshita, H. Umeda, T. Morita, S. Tamura, M. Ishida, and T. Ueda, ''A compact GaN-based DC-DC converter IC with high-speed gate drivers enabling high efficiencies,'' in *Proc. IEEE 26th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, Jun. 2014, pp. 51–54.
- [8] Y. Zhang, M. Rodríguez, and D. Maksimović, ''Very high frequency PWM buck converters using monolithic GaN half-bridge power stages with integrated gate drivers,'' *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7926–7942, Nov. 2016.
- [9] A. Sepahvand, Y. Zhang, and D. Maksimovic, ''High efficiency 20-400 MHz PWM converters using air-core inductors and monolithic power stages in a normally-off GaN process,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, 2016, pp. 580–586.
- [10] Y. Cai, Z. Cheng, Z. Yang, C. W. Tang, K. M. Lau, and K. J. Chen, ''Hightemperature operation of AlGaN/GaN HEMTs direct-coupled FET logic (DCFL) integrated circuits,'' *IEEE Electron Device Lett.*, vol. 28, no. 5, pp. 328–331, May 2007.
- [11] Y. Kong, J. Zhou, C. Kong, Y. Zhang, X. Dong, H. Lu, T. Chen, and N. Yang, ''Monolithic integration of E/D-mode AlGaN/GaN MIS-HEMTs,'' *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 336–338, Mar. 2014.
- [12] Z. Xu, J. Wang, Y. Cai, J. Liu, Z. Yang, X. Li, M. Wang, M. Yu, B. Xie, W. Wu, X. Ma, J. Zhang, and Y. Hao, ''High temperature characteristics of GaN-based inverter integrated with enhancement-mode (E-mode) MOS-FET and depletion-mode (D-mode) HEMT,'' *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 33–35, Jan. 2014.
- [13] R. Sun, Y. C. Liang, Y. C. Yeo, Y. H. Wang, and C. Zhao, "Realistic trap configuration scheme with fabrication processes in consideration for the simulations of AlGaN/GaN MIS-HEMT devices,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 720–729, Sep. 2016.
- [14] G. Tang, A. M. H. Kwan, R. K. Y. Wong, J. Lei, R. Y. Su, F. W. Yao, Y. M. Lin, J. L. Yu, T. Tsai, H. C. Tuan, A. Kalnitsky, and K. J. Chen, ''Digital integrated circuits on an E-mode GaN power HEMT platform,'' *IEEE Electron Device Letters*, vol. 38, no. 9, pp. 1282–1285, Sep. 2017.
- [15] R. Sun, Y. C. Liang, Y.-C. Yeo, Y.-H. Wang, and C. Zhao, "Design of power integrated circuits in full AlGaN/GaN MIS-HEMT configuration for power conversion,'' *Phys. Status Solidi*, vol. 214, no. 3, 2017, Art. no. 1600562.
- [16] Y. Wang, M. Wang, B. Xie, C. P. Wen, J. Wang, Y. Hao, W. Wu, K. J. Chen, and B. Shen, "High-performance normally-Off  $A1_2O_3/GaN$  MOSFET using a wet etching-based gate recess technique technique,'' *IEEE Electron Device Lett.*, vol. 34, no. 11, pp. 1370–1372, Nov. 2013.
- [17] R. Sun, Y. C. Liang, Y.-C. Yeo, and C. Zhao, "Au-free AlGaN/GaN MIS-HEMTs with embedded current sensing structure for power switching applications,'' *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3515–3518, Aug. 2017.
- [18] M. Cui, Q. Bu, Y. Cai, R. Sun, W. Liu, H. Wen, S. Lam, Y. C. Liang, I. Z. Mitrovic, S. Taylor, P. R. Chalker, and C. Zhao, ''Monolithic integration design of GaN-based power chip including gate driver for hightemperature DC-DC converters,'' *Jpn. J. Appl. Phys.*, vol. 58, no. 5, 2019, Art. no. 056505.
- [19] A. M. H. Kwan, K. Y. Wong, X. Liu, and K. J. Chen, ''High-gain and high-bandwidth AlGaN/GaN high electron mobility transistor comparator with high-temperature operation,'' *Jpn. J. Appl. Phys.*, vol. 50, no. 4, 2011, Art. no. 04DF02.
- [20] W. S. Tan, M. J. Uren, P. W. Fry, P. A. Houston, R. S. Balmer, and T. Martin, ''High temperature performance of AlGaN/GaN HEMTs on Si substrates,'' *Solid-State Electron.*, vol. 50, pp. 511–513, Mar. 2006.
- [21] S. Yang, S. Liu, C. Liu, Y. Lu, and K. J. Chen, "Mechanisms of thermally induced threshold voltage instability in GaN-based heterojunction transistors,'' *Appl. Phys. Lett.*, vol. 105, no. 22, 2014, Art. no. 223508.
- [22] M. Florovič, R. Stoklas, J. Kovác, and P. Kordoš, ''Temperature-induced instability of the threshold voltage in GaN-based heterostructure fieldeffect transistors,'' *Semicond. Sci. Technol.*, vol. 21, no. 02, 2017, Art. no. 025017.
- [23] A. S. Y. J. Ateeq Suria, H. So, and D. G. Senesky, "DC characteristics of ALD-grown Al2O3/AlGaN/GaN MIS-HEMTs and HEMTs at 600◦C in air,'' *Semicond. Sci. Technol.*, vol. 31, no. 11, 2017, Art. no. 115017.
- [24] Z. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "Active gate driver for crosstalk suppression of SiC devices in a phase-leg configuration,'' *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1986–1997, Apr. 2014.
- [25] D. Han and B. Sarlioglu, "Deadtime effect on GaN-based synchronous boost converter and analytical model for optimal deadtime selection,'' *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 601–612, Jan. 2016.
- [26] Y. Cai, A. J. Forsyth, R. Todd, ''Impact of GaN HEMT dynamic on-state resistance on converter performance,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 1689–1694.
- [27] N. Badawi, O. Hilt, E. Bahat-Treidel, J. Böcker, J. Würfl, and S. Dieckerhoff, ''Investigation of the dynamic on-state resistance of 600 V normallyoff and normally-on GaN HEMTs,'' *IEEE Trans. Ind. Appl.*, vol. 52, no. 6, pp. 4955–4964, Nov./Dec. 2016.
- [28] F. Yang, C. Xu, and B. Akin, ''Experimental evaluation and analysis of switching transient's effect on dynamic on-resistance in GaN HEMTs,'' *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 10121–10135, Oct. 2019.
- [29] H. Wang, J. Wei, R. Xie, C. Liu, G. Tang, and K. J. Chen, ''Maximizing the performance of 650-V p-GaN gate HEMTs: Dynamic RON characterization and circuit design considerations,'' *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5539–5549, Jul. 2017.
- [30] E. A. Jones, F. F. Wang, and D. Costinett, ''Review of commercial GaN power devices and GaN-based converter design challenges,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.