

Received October 8, 2019, accepted October 26, 2019, date of publication October 30, 2019, date of current version November 12, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2950524

# Low Input Ripple High Step-Up Extendable Hybrid DC-DC Converter

GUOQING LIN AND ZHOU ZHANG<sup>ID</sup>

Fujian Key Laboratory of New Energy Generation and Power Conversion, Fuzhou University, Fuzhou 350108, China

Corresponding author: Zhou Zhang (zhangzhou0401@outlook.com)

This work was supported by the Science and Technology Plan of Fujian Province, China, under Grant 2015H0017.

**ABSTRACT** The widely utilization of renewable energy with low output voltage makes the high voltage ratio boosting converter more popular. This article introduces a non-isolated low input ripple high step-up extendable hybrid DC-DC converter. The proposed converter is based on a two-phase interleaved BOOST converter and switch-capacitor (SC) boost circuit. One of the BOOST channels charges the capacitors in the SC circuit, and the other BOOST channel is connected in series with the capacitors to supply power to the load. Benefiting from this structure, the converter achieves high voltage gain, reduced semiconductor voltage stress, and low input current ripple. Moreover, the converter can be extended by increasing the number of switch-capacitor boost units or the parallel BOOST channels to perform better in voltage gain, input current ripple, and power density. The principle of operation, theoretical analysis, expansion scheme, and comparison with similar topologies are introduced in detail. Finally, a 100W prototype is implemented to verify the validity of the theoretical analysis.

**INDEX TERMS** High step-up, interleaved, low input ripple.

## I. INTRODUCTION

The energy crisis and environmental pollution have become increasingly prominent. Renewable energy sources such as photovoltaic cells and fuel-cell stacks have begun to receive worldwide attention [1]–[6]. However, the output voltages of these energy sources are usually between 12V to 60V dc, so it is essential to use a high step-up DC-DC converter to boost these low voltage to standard dc bus voltage of 380-400V for grid-connected power generation [7]–[11].

The isolated high step-up DC-DC converters are widely used due to the simple structure and high reliability, furthermore, the voltage gain can be changed flexibly by adjusting the turns ratio of the transformer. However, the high turns ratio is ineluctable to bring about reduced efficiency and lower power density [12]–[14].

The conventional BOOST converter is popular in many step-up applications when isolation is not required. The converter has fewer components and is quite convenient in control. However, when the large boost ratio is realized, the switch duty cycle will reach a very high level, which will lead to serious reverse recovery current spike of the output diode. Furthermore, an extremely high switch duty cycle can also lead to lower efficiency and reduced reliability.

The associate editor coordinating the review of this manuscript and approving it for publication was Ahmad Elkhateb<sup>ID</sup>.

Considering the above aspects, the coupled inductor is utilized to improve the transformation ratio. However, the leakage inductance introduced by the coupled inductor will cause large voltage spikes across the switching devices, which will lead to heavy press in the selection of components [15]. The clamp circuit is introduced to recover the leakage energy and suppress the voltage spikes, but the complexity in design, the size, and cost of the circuit increase [16], [17].

High step-up converters with SC circuits perform better in semiconductors voltage stress and power density. The capacitors in the unit are usually charged by the inductor or the input source in one stage and discharge at the output stage, therefore, the voltage conversion ratio can be improved markedly [18]. The opposite principle can be utilized in step-down applications, such as the BUCK converter with series capacitor can achieve ultrahigh step-down conversion ratio [19], [20]. In [21], an SC-based dual-switch converter with only one inductor is presented. High voltage gain is achieved but the voltage stress of the output diode is really high, and the input current ripple is quite large.

The interleaved structure is employed in [22]. The circuit is quite simple, but the voltage gain is not ample in some step-up applications and one of the diodes suffers from high voltage stress which is equal to the output voltage. In [23], a single-stage boost converter topology based on SC circuits is proposed. The converter operates on the basis of


parallel-charging-series-discharging principle which can be helpful in voltage boost. It inherits the merits of BOOST converter, and the voltage stress of the semiconductors and the input current ripple are decreased effectively. However, the voltage gain, which is only two times greater than that of conventional BOOST converter, is still not sufficient in some applications, which means extreme duty cycle may not be avoided when a relatively high voltage gain is required. In [24], a three-phase high step-up converter is proposed. The voltage gain of this converter is higher than that of [23], but the three inductors lead to a larger volume of converter and the three MOSFETs bring difficulties for design.

Circuit expansion scheme which can improve the boost ratio is proposed in [25]. Theoretically, the voltage gain of this converter can be improved boundlessly by increasing the number of SC circuits when the duty cycle is fixed. The expansion scheme will make the converter suitable for more applications. However, the input current ripple of the converter is quite large, which may pose a threat to the life of new energy sources such as solar cells and fuel cells.

In this paper, an interleaved switch-capacitor-based high step-up extendable hybrid DC-DC converter is presented. The proposed converter inherits the advantages of high voltage gain, low switches voltage stress and reduced input current ripple. Meanwhile, the converter can be extended by increasing the number of parallel channels or the SC units to further reduce input current ripple, increase voltage gain and power density.

**II. WORKING PRINCIPLE**

The proposed topology is shown in Fig. 1. The inductor  $L_1$ , the switch  $S_1$ , the diodes  $D_1$ ,  $D_2$  and the capacitors  $C_1$ ,  $C_2$  constitute a single-input-double-output BOOST converter. The inductor  $L_2$ , the switch  $S_2$ , the diode  $D_3$ , and the capacitor  $C_o$  constitute another BOOST converter. The two BOOST converters form a modified interleaved parallel BOOST converter with quite high voltage gain and low input current ripple.



**FIGURE 1.** The proposed topology.


To simplify the analysis, the following assumptions are made.

- 1) The proposed circuit works under continuous conduction mode (CCM), and  $L_1 = L_2 = L$ .

- 2) Capacitors  $C_1$ ,  $C_2$  and  $C_o$  are large enough to keep the capacitors voltage constant.

- 3) All components are ideal. It means that there is no turn-ON resistance, stray capacitance, and threshold voltage.

The main working waveforms of the converter are shown in Fig. 2. The duty cycles of the switches  $S_1$ ,  $S_2$  are  $D_{s1}$ ,  $D_{s2}$ , which are greater than 0.5 and interleaved with a 180° phase shift. The converter has four operating modes, as shown in Fig. 3.



**FIGURE 2.** Main waveforms of the proposed converter.

- 1) Mode 1  $[t_0-t_1]$  : As shown in Fig. 3(a), at  $t = t_0$ , the switches  $S_1$  and  $S_2$  are both turned on. The inductors  $L_1$  and  $L_2$  are linearly charged by the input source  $V_{in}$ . Capacitor  $C_o$  supplies power to the load.




FIGURE 3. The equivalent circuits of different working modes.

2) Mode 2 [ $t_1 - t_2$ ] : As shown in Fig. 3(b), at  $t = t_1$ , switch  $S_1$  is turned off and  $S_2$  is turned on. The inductor  $L_1$  releases energy to  $C_1$ ,  $C_2$ , and the current of  $L_1$  decreases linearly. At this time, there are two current paths: 1) inductor current through the  $D_2$ ,  $S_2$  to charge capacitor  $C_2$ . 2) inductor current charges capacitor  $C_1$  via  $D_1$ . Inductor  $L_2$  is charged by the input source  $V_{in}$ , and the inductor current continues to rise linearly. Capacitor  $C_o$  supplies power to the load.

3) Mode 3 [ $t_2 - t_3$ ] : As shown in Fig. 3(a), this mode is the same as mode 1.

4) Mode 4 [ $t_3 - t_4$ ] : As shown in Fig. 3(c), at  $t = t_3$ , switch  $S_2$  is turned off and  $S_1$  continues to conduct. At the same time,  $L_2$  is connected in series with  $V_{in}$ .  $C_1$ ,  $C_2$  to supply power to the load via  $S_1$  and  $D_3$ . The voltage across  $L_1$  is  $V_{in}$ , and the current of inductor  $L_1$  continues to rise linearly.

### III. PERFORMANCE ANALYSIS

#### A. VOLTAGE GAIN

The voltage gain of the topology can be obtained based on the analysis of the above working modes.

The voltage across capacitors  $C_1$ ,  $C_2$  can be obtained as

$$V_{c1} = V_{c2} = \frac{1}{1 - D_{s1}} V_{in} \quad (1)$$

The following equation can be written from the volt-second balance principle on inductor  $L_2$

$$\int_0^{D_{s2}T_s} V_{in} dt = \int_{D_{s2}T_s}^{T_s} (V_o - V_{c1} - V_{c2} - V_{in}) dt \quad (2)$$

From (1) and (2), the output voltage can be obtained as

$$V_o = \frac{2V_{in}}{1 - D_{s1}} + \frac{V_{in}}{1 - D_{s2}} \quad (3)$$

When the duty ratio  $D_{s1} = D_{s2} = D$ , the voltage gain can be expressed as

$$M_v = \frac{3}{1 - D} \quad (4)$$

#### B. SWITCHING DEVICES VOLTAGE STRESS

According to the aforementioned analysis, the voltage stress across the semiconductors can be figured out. The voltage stress of the two switches can be calculated by

$$V_{s1\_max} = \frac{1}{1 - D_{s1}} V_{in} = \frac{V_o - \frac{1}{1 - D_{s2}} V_{in}}{2}$$

$$V_{s2\_max} = \frac{1}{1 - D_{s2}} V_{in} = V_o - \frac{2}{1 - D_{s1}} V_{in} \quad (5)$$

The voltage stress of the three diodes can be calculated by

$$V_{D1\_max} = \frac{V_o - \frac{1}{1 - D_{s2}} V_{in}}{2}$$

$$V_{D2\_max} = V_{D3\_max} = V_o - \frac{1}{1 - D_{s1}} V_{in} \quad (6)$$

We can see from (5) that the voltage stress of the two switches reaches the minimum level when  $D_{s1} = D_{s2}$ . Therefore,  $D_{s1} = D_{s2}$  is selected for analysis. The voltage stress of all the semiconductors can be calculated by

$$V_{s1\_max} = V_{s2\_max} = \frac{V_o}{3}$$

$$V_{D1\_max} = \frac{V_o}{3}$$

$$V_{D2\_max} = V_{D3\_max} = \frac{2V_o}{3} \quad (7)$$

#### C. INPUT CURRENT RIPPLE

From Fig. 2,  $i_{L1max}$  and  $i_{L1min}$  are the maximum and minimum values of the inductor  $L_1$  current, and  $i_{L2a}$  and  $i_{L2b}$  are the current of  $L_2$  when the current of  $L_1$  reaches the maximum and minimum values, respectively.  $\Delta i_{in}$  is the input current ripple. The following equations can be obtained

$$\begin{cases} i_{L1max} - i_{L1min} = \frac{U_{in}}{L} DT_s \\ i_{L2b} - i_{L2a} = \frac{U_{in}}{L} (1 - D) T_s \end{cases} \quad (8)$$

The input current ripple can be expressed as

$$\begin{aligned}\Delta i_{in} &= (i_{L1\max} + i_{L2a}) - (i_{L1\min} + i_{L2b}) \\ &= \frac{V_{in}T_s}{L}(2D - 1) \\ &= \frac{V_oT_s}{L} \frac{(2D - 1)(1 - D)}{3}\end{aligned}\quad (9)$$

The curve of the input current ripple is shown in Fig. 4, where  $L_1 = L_2 = 600$   $\mu$ H,  $V_o = 380$  V and  $f_s = 100$  kHz. Within a given input voltage range, the input current ripple increases first and then decreases as the input voltage increases, and it reaches the maximum value when  $V_{in} = 31.67$  V which can be calculated according to (9).




FIGURE 4. The input current ripple.

The relationship between the duty cycle of the two converters can be expressed as (10) when the input voltage and output voltage are in the same condition and the inductor current is continuous.

$$D = 3D_B - 2 \quad (10)$$

where  $D_B$  is the duty cycle of the conventional BOOST converter.

The reduction of the input current ripple of the proposed converter can be calculated as (11) when compared to the conventional BOOST converter.

$$\begin{aligned}\Delta i_B - \Delta i_{in} &= \frac{V_{in}T_s}{L}D_B - \frac{V_{in}T_s}{L}(2D - 1) \\ &= \frac{V_{in}T_s}{L}D_B - \frac{V_{in}T_s}{L}(6D_B - 5) \\ &= \frac{V_{in}T_s}{L}(5 - 5D_B)\end{aligned}\quad (11)$$

where  $\Delta i_B$  is the input current ripple of the conventional BOOST converter

#### D. DESIGN CONSIDERATION OF MAIN COMPONENTS

The design example is given with the following specifications.

1) input voltage  $V_{in} = 48$  V;

2) output voltage  $V_o = 380$  V;

3) maximum output power  $P_o = 100$  W;

4) switching frequency  $f_s = 100$  kHz.

From the aforementioned analysis and the power balance principle,  $I_{in}$ ,  $I_{L1}$ , and  $I_{L2}$  can be easily derived as

$$\begin{cases} I_{in} = \frac{3}{1-D}I_o \\ I_{L1} = 2I_{L2} = \frac{2}{1-D}I_o \end{cases}\quad (12)$$

where  $I_{in}$  is the average input current,  $I_o$  is the average output current, and  $I_{L1}$  and  $I_{L2}$  are the average currents of the two inductors, respectively.

We can see from (12) that  $I_{L1}$  is two times higher than  $I_{L2}$ , so the converter operates under CCM when the current of  $L_2$  is continuous. The following equation can be obtained

$$L_2 = L_1 = \frac{DV_{in}T_s}{\Delta i_{L2}} \quad (13)$$

The capacitors  $C_1$ ,  $C_2$ , and  $C_o$  can be calculated by

$$\begin{cases} C_1 = \frac{(1-D)I_{L1}}{2f_s\Delta V_{C1}} \\ C_2 = \frac{(1-D)I_{L2}}{f_s\Delta V_{C2}} \\ C_o = \frac{(1-D)I_o}{f_s\Delta V_o} \end{cases}\quad (14)$$

where  $\Delta V_{C1}$ ,  $\Delta V_{C2}$ , and  $\Delta V_{C0}$  are the maximum tolerant voltage ripple on the capacitors  $C_1$ ,  $C_2$ , and  $C_o$ , respectively.

In order to design for operation in CCM and the input current ripple is assumed as 10% of  $I_{in}$ , the inductor  $L_1$  and  $L_2$  are equal to 558  $\mu$ H. When  $\Delta V_{C1}$ ,  $\Delta V_{C2}$ , and  $\Delta V_{C0}$  are assumed as 1% of  $V_{C1}$ ,  $V_{C2}$  and  $V_o$ , the capacitors  $C_1$  and  $C_2$  are equal to 2.08  $\mu$ F and the capacitor  $C_o$  is equal to 0.26  $\mu$ F. In the practical circuit, the inductor  $L_1$  and  $L_2$  are designed as 600  $\mu$ H, and the capacitors  $C_1$  and  $C_2$  are designed as 2.2  $\mu$ F. Actually, the capacitance of  $C_o$  should be much larger than the calculated value to reduce power loss, and  $C_o$  is designed as 47  $\mu$ F in this paper.

The voltage rating of the semiconductors has been derived from (5)-(7). In practice, voltage spike may be caused by the parasitic capacitor and inductance, so enough safety margin should be considered.

#### IV. TOPOLOGY EXTENSION

The proposed converter can be extended on the output side and the input side, which can further improve the voltage gain and reduce the input current ripple.

##### A. OUTPUT SIDE EXPANSION

The expansion scheme on the output side is shown in Fig. 5, where  $N$  is the number of the expansion units.

The voltages of the two capacitors in the  $N$ th expansion unit can be derived as

$$V_{c(2N+1)} = V_{c(2N+2)} = \frac{2V_{in}}{1-D} \quad (15)$$






FIGURE 5. The circuit with output side expansion.

The following equation can be deduced according to the volt-second balance principle on inductor  $L_2$

$$\int_0^{DT_s} V_{in} dt = \int_{DT_s}^{T_s} (V_o - V_{c1} - V_{c2} - V_{in} - \sum_{i=1}^N V_{c(2i+2)}) dt \quad (i = 1, 2 \dots n, n \geq 1) \quad (16)$$

The voltage gain can be derived as

$$M_v = \frac{(2N + 3)}{1 - D} = \frac{3}{1 - D} + \frac{2N}{1 - D} \quad (17)$$

The duty cycle of each switch can be expressed as

$$D_N = 1 - \frac{(2N + 3)V_{in}}{V_o} \quad (18)$$

Under the same input voltage and output voltage, the input current ripple variation for each additional expansion unit is

$$\Delta i_{in_{N+1}} - \Delta i_{in_N} = \frac{V_{in} T_s}{L} (2D_{N+1} - 1) - \frac{V_{in} T_s}{L} (2D_N - 1) = - \frac{4V_{in}^2 T_s}{LV_o} \quad (19)$$

where  $\Delta i_{in_N}$  is the input current ripple of the circuit with  $N$  expansion units.

We can see that the input current ripple decreases as the number of expansion units increases.

**B. INPUT SIDE EXPANSION**

The expansion scheme on the input side is shown in Fig. 6, where  $M$  is the number of parallel channels. The input current ripple can be further reduced and the voltage gain can be improved simultaneously when  $M$  is increasing. Also, it is required that the driving signals of all the switches are interleaved with  $(360 / M)^\circ$  phase shift.

The voltage of the capacitor in the  $M$ th parallel channel can be derived as

$$V_{c(M+2)} = \frac{(M + 1)V_{in}}{1 - D} \quad (20)$$

The following equation can be deduced according to the volt-second balance principle on inductor  $L_{M+2}$

$$\int_0^{DT_s} V_{in} dt = \int_{DT_s}^{T_s} (V_o - V_{in} - V_{c1} - V_{c(M+2)}) dt \quad (21)$$




FIGURE 6. The circuit with input side expansion.

The voltage gain can be expressed as

$$M_v = \frac{(M + 3)}{1 - D} \quad (22)$$

Fig. 7 shows the comparison of the voltage gain between the proposed topologies and some similar converters. We can see that the voltage gain of the proposed converter is higher than that of similar converters. The voltage gain of the circuit with input-side-extension or output-side-extension is higher than that of the pre-extended circuit. And the circuit with output-side-extension has the highest voltage gain among all the compared circuits.




FIGURE 7. Voltage gains of proposed topology and BOOST topology.

The current waveforms of each inductor are shown in Fig. 8, where  $i_{L(M+2)a}$  and  $i_{L(M+2)b}$  are the current of the inductor  $L_{(M+2)}$  when the inductor  $L_1$  reaches the maximum and minimum values respectively.

The following equations can be obtained

$$\begin{cases} i_{L1 \max} - i_{L1 \min} = \frac{V_{in}}{L} DT_s \\ i_{L2b} - i_{L2a} = \frac{V_{in}}{L} (1 - D) T_s \\ \dots \\ i_{L(M+2)b} - i_{L(M+2)a} = \frac{V_{in}}{L} (1 - D) T_s \end{cases} \quad (23)$$

TABLE 1. Characteristics of similar converters.

Converters	Converter[7] (n=1)	Converter[23]	Converter[25]	Proposed converter	Proposed converter with input expansion(M=1)	Proposed converter with output expansion(N=1)
Voltage gain	$\frac{1}{D(1-D)}$	$\frac{2}{1-D}$	$\frac{3-D}{1-D}$	$\frac{3}{1-D}$	$\frac{4}{1-D}$	$\frac{5}{1-D}$
Max voltage stress on switches	$V_o$	$V_o/2$	$\frac{V_o}{3-D}$	$V_o/3$	$V_o/4$	$V_o/5$
Max voltage stress on diodes	$V_o$	$V_o/2$	$\frac{V_o}{3-D}$	$2V_o/3$	$V_o/2$	$2V_o/5$
Input current ripple	$\frac{D^2(1-D)T_sU_o}{L}$	$\frac{(2D-1)(1-D)T_sU_o}{2L}$	$\frac{D(1-D)T_sU_o}{(3-D)L}$	$\frac{(2D-1)(1-D)T_sU_o}{3L}$	$\frac{(3D-2)(1-D)T_sU_o}{4L}$	$\frac{(2D-1)(1-D)T_sU_o}{5L}$
Quantities of capacitors	2	3	4	3	4	5
Quantities of switches	2	2	1	2	3	2
Quantities of diodes	2	3	4	3	4	5




FIGURE 8. The inductors current waveforms.

The input current ripple can be expressed as

$$\begin{aligned} \Delta i_{in} &= (i_{L1\max} + i_{L2a} + \dots + i_{L(M+2)a}) \\ &\quad - (i_{L1\min} + i_{L2b} + \dots + i_{L(M+2)b}) \\ &= \frac{V_{in}T_s}{L} [D - (M + 1)(1 - D)] \end{aligned} \quad (24)$$

The relationship between  $\Delta i_{in}$ ,  $D$  and  $M$  is shown in Fig. 9, where  $L_1 = L_2 = 600 \mu\text{H}$ ,  $f_s = 100 \text{ kHz}$  and  $V_{in} = 48 \text{ V}$ . From (24) and Fig. 9 we can see that the input current ripple decreases when the duty cycle decreases. The more parallel channels can also help to reduce the input current ripple, and the input current ripple decreases to zero when  $D = (M + 1) / (M + 2)$ .

The duty cycle of each switch can be deduced as

$$D_M = 1 - \frac{(M + 3)V_{in}}{V_o} \quad (25)$$




FIGURE 9. The current ripple of the circuit with input side expansion.

Under the same input voltage and output voltage, the input current ripple variation for each additional parallel channel is


$$\begin{aligned} \Delta i_{in\_M+1} - \Delta i_{in\_M} &= \frac{V_{in}T_s}{L} [D_{M+1} - (M + 2)(1 - D_{M+1})] \\ &\quad - \frac{V_{in}T_s}{L} [D_M - (M + 1)(1 - D_M)] \\ &= -\frac{V_{in}^2T_s}{LV_o} (2M + 6) \end{aligned} \quad (26)$$

where  $\Delta i_{in\_M}$  is the input current ripple of the circuit with  $M$  parallel channels.


We can see that the input current ripple of the converter is further reduced as the number of parallel channels increases.

From the ampere-second balance on capacitors, the following equation can be obtained

$$\frac{1}{2}(1 - D)I_{L1}T_s = (1 - D)I_{L2}T_s = \dots = (1 - D)I_{LM}T_s \quad (27)$$



(a)



(b)

FIGURE 10. Experimental waveforms of switching devices.






FIGURE 11. Waveforms of currents.

The relationship between different inductors currents can be expressed as

$$I_{L1} = 2I_{L2} = 2I_{L3} = \dots = 2I_{LM} \quad (28)$$



(a)



(b)

FIGURE 12. Waveforms of capacitors and input-output.

### C. KEY CHARACTERISTICS COMPARISON

In order to demonstrate the proposed converter better, TABLE 1 shows some key characteristics of the converter and some similar converters.



We can observe from Table 1 that the proposed converter has a higher boost ratio in comparison to [23] and [25], and the input current ripple is lower than that of [23], and the voltage stress on diodes is lower than that in [7]. Likewise, the proposed converter shows a great superiority in the voltage stress across the switches which can be helpful to improve the efficiency. The input source of the converter in [25] has to charge a capacitor directly at every switching cycle, so the input current will have a large current spike. In addition, the proposed converter can perform better in the aforementioned characteristics when increasing the number of expansion units.

### V. EXPERIMENT RESULTS AND ANALYSIS

In order to verify the correctness of the theoretical analysis, a 100W prototype was built with the specifications defined in Table 2.

**TABLE 2.** Parameter and components of prototype.

Symbol	Parameter	Value
$P$	Rated output power	100 W
$V_{in}$	Input voltage	48 V
$V_o$	Output voltage	380 V
$f_s$	Switching frequency	100 kHz
$L_1, L_2$	Inductors	600 $\mu$ H
$S_1, S_2$	Power MOSFETs	IRFP250MPBF
$D_1, D_2, D_3$	DIODES	MUR840
$C_1, C_2$	Capacitors	2.2 $\mu$ F
$C_o$	Capacitor	47 $\mu$ F

**FIGURE 13.** Efficiency curve.**FIGURE 14.** The experimental prototype.

The voltage waveforms of the switching devices are shown in Fig. 10. We can see that the duty cycle of the switch is only 0.631, the drain-source voltages of the two switches are 127.7 V and 125.1 V respectively, only one-third of the output voltage, and the voltage stresses across the three diodes are

125.5 V, 252.1 V and 253.3 V respectively. Therefore, small-on-resistance switches and low-voltage-rated diodes can be selected to improve the efficiency and lower the cost.

The waveforms of input current and inductor current are shown in Fig. 11. We can see that the input current ripple is only 212.2 mA which is much less than that of the conventional BOOST converter.

Fig. 12 shows the voltage waveform. We can see that the voltages across the capacitors  $C_1$ ,  $C_2$  are basically constant and the output voltage is about 380.4 V.

Fig. 13 shows the efficiency curve of the experimental prototype. The efficiency increases first, and then it decreases after reaching the maximum value. The maximum efficiency of the prototype is around 95.3%, and the full-load efficiency is about 94.8%. The experimental prototype is shown in Fig. 14.

## VI. CONCLUSION

For a better conversion of renewable energy, an interleaved high step-up DC/DC converter based on the switch-capacitor unit is proposed. The feasibility and theoretical analysis of the topology are verified by the experiment. The proposed topology has the following advantages:

1) The circuit can achieve higher voltage gain and prevent the switches from operating at the extreme duty cycle state.

2) The interleaved structure contributes to a lower input current ripple which is beneficial to the life of renewable energy modules.

3) The voltage stresses of the switching devices are greatly reduced and lower voltage switching devices can be selected to improve efficiency.

4) The circuit has good expandability. By increasing the number of parallel BOOST channels or switch-capacitor boost units, the input current ripple can be decreased observably, and the voltage gain, the efficiency and power density can be further improved.

## REFERENCES

- [1] S. Hou, J. Chen, T. Sun, and X. Bi, "Multi-input step-up converters based on the switched-diode-capacitor voltage accumulator," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 381–393, Jan. 2016, doi: [10.1109/TPEL.2015.2399853](https://doi.org/10.1109/TPEL.2015.2399853).
- [2] L.-W. Zhou, B.-X. Zhu, Q.-M. Luo, and S. Chen, "Interleaved non-isolated high step-up DC/DC converter based on the diode-capacitor multiplier," *IET Power Electron.*, vol. 7, no. 2, pp. 390–397, Feb. 2014, doi: [10.1049/iet-pel.2013.0124](https://doi.org/10.1049/iet-pel.2013.0124).
- [3] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC–DC converter with high voltage gain and two input boost stages," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4206–4215, Jun. 2016, doi: [10.1109/TPEL.2015.2476377](https://doi.org/10.1109/TPEL.2015.2476377).
- [4] S.-W. Lee and H.-L. Do, "High step-up cascade synchronous boost DC–DC converter with zero-voltage switching," *IET Power Electron.*, vol. 11, no. 3, pp. 618–625, Mar. 2018, doi: [10.1049/iet-pel.2017.0432](https://doi.org/10.1049/iet-pel.2017.0432).
- [5] S.-W. Lee and H.-L. Do, "High step-up coupled-inductor cascade boost DC–DC converter with lossless passive snubber," *IEEE Trans. Power Electron.*, vol. 65, no. 10, pp. 7753–7761, Oct. 2018, doi: [10.1109/TIE.2018.2803731](https://doi.org/10.1109/TIE.2018.2803731).
- [6] H. Bahrami, H. Iman-Eini, B. Kazemi, and A. Taheri, "Modified step-up boost converter with coupled-inductor and super-lift techniques," *IET Power Electron.*, vol. 8, no. 6, pp. 898–905, Jun. 2015, doi: [10.1049/iet-pel.2014.0691](https://doi.org/10.1049/iet-pel.2014.0691).

- [7] A. Rajaei, R. Khazan, M. Mahmoudian, M. Mardaneh, and M. Gitizadeh, "A dual inductor high step-up DC/DC converter based on the Cockcroft-Walton multiplier," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9699–9709, Nov. 2018, doi: [10.1109/TPEL.2018.2792004](https://doi.org/10.1109/TPEL.2018.2792004).
- [8] G. Wu, X. Ruan, and Z. Ye, "Nonisolated high step-up DC-DC converters adopting switched-capacitor cell," *IEEE Trans. Power Electron.*, vol. 62, no. 1, pp. 383–393, Jan. 2015, doi: [10.1109/TIE.2014.2327000](https://doi.org/10.1109/TIE.2014.2327000).
- [9] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain DC-DC converter based on modified Dickson charge pump voltage multiplier," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7707–7715, Oct. 2017, doi: [10.1109/TPEL.2016.2594016](https://doi.org/10.1109/TPEL.2016.2594016).
- [10] Y. P. Siwakoti, P. C. Loh, F. Blaabjerg, S. J. Andreasen, and G. E. Town, "Y-source boost DC/DC converter for distributed generation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1059–1069, Feb. 2015, doi: [10.1109/TIE.2014.2345336](https://doi.org/10.1109/TIE.2014.2345336).
- [11] K.-C. Tseng, C.-C. Huang, and C.-A. Cheng, "A single-switch converter with high step-up gain and low diode voltage stress suitable for green power-source conversion," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 2, pp. 363–372, Jun. 2016, doi: [10.1109/JESTPE.2015.2462735](https://doi.org/10.1109/JESTPE.2015.2462735).
- [12] B. Wu, S. Li, and K. M. Smedley, "A new single-switch isolated high-gain hybrid boosting converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4978–4988, Aug. 2016, doi: [10.1109/TIE.2016.2554542](https://doi.org/10.1109/TIE.2016.2554542).
- [13] J. Lu, Y. Wang, and X. Li, "Isolated high step-up DC-DC converter with integrated cascade structure," *IET Power Electron.*, vol. 11, no. 7, pp. 1143–1152, Jun. 2018, doi: [10.1049/iet-pel.2017.0871](https://doi.org/10.1049/iet-pel.2017.0871).
- [14] M.-K. Nguyen, Y.-C. Lim, J.-H. Choi, and G.-B. Cho, "Isolated high step-up DC-DC converter based on quasi-switched-boost network," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7553–7562, Dec. 2016, doi: [10.1109/TIE.2016.2586679](https://doi.org/10.1109/TIE.2016.2586679).
- [15] B. Axelrod, Y. Beck, and Y. Berkovich, "High step-up DC-DC converter based on the switched-coupled-inductor boost converter and diode-capacitor multiplier: Steady state and dynamics," *IET Power Electron.*, vol. 8, no. 8, pp. 1420–1428, Aug. 2015, doi: [10.1049/iet-pel.2014.0785](https://doi.org/10.1049/iet-pel.2014.0785).
- [16] K.-I. Hwu, W.-Z. Jiang, and L.-C. Yang, "High-step-up single-switch DC-DC converter with low voltage spike," *IET Power Electron.*, vol. 8, no. 12, pp. 2504–2510, 2015, doi: [10.1049/iet-pel.2014.0789](https://doi.org/10.1049/iet-pel.2014.0789).
- [17] L. He, Z. Zheng, and D. Guo, "High step-up DC-DC converter with active soft-switching and voltage-clamping for renewable energy systems," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9496–9505, Nov. 2018, doi: [10.1109/TPEL.2018.2789456](https://doi.org/10.1109/TPEL.2018.2789456).
- [18] T. Nouri, S. H. Hosseini, E. Babaei, and J. Ebrahimi, "Generalised transformerless ultra step-up DC-DC converter with reduced voltage stress on semiconductors," *IET Power Electron.*, vol. 7, no. 11, pp. 2791–2805, 2014, doi: [10.1049/iet-pel.2013.0933](https://doi.org/10.1049/iet-pel.2013.0933).
- [19] P. S. Shenoy, M. Amaro, J. Morroni, and D. Freeman, "Comparison of a buck converter and a series capacitor buck converter for high-frequency, high-conversion-ratio voltage regulators," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7006–7015, Oct. 2016, doi: [10.1109/TPEL.2015.2508018](https://doi.org/10.1109/TPEL.2015.2508018).
- [20] Z. Chen, C. Zhang, Y. Wu, Y. Chen, and C. Zhang, "Series-capacitor-based buck PFC converter with high power factor and ultrahigh step-down conversion ratio," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 6895–6905, Sep. 2019, doi: [10.1109/TIE.2018.2879307](https://doi.org/10.1109/TIE.2018.2879307).
- [21] M. Nguyen, T. Duong, and Y. Lim, "Switched-capacitor-based dual-switch high-boost DC-DC converter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4181–4189, May 2018, doi: [10.1109/TPEL.2017.2719040](https://doi.org/10.1109/TPEL.2017.2719040).
- [22] Y. Jang and M. M. Jovanović, "Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1394–1401, Jul. 2007, doi: [10.1109/TPEL.2007.900502](https://doi.org/10.1109/TPEL.2007.900502).
- [23] P. Wang, L. Zhou, Y. Zhang, J. Li, and M. Sumner, "Input-parallel output-series DC-DC boost converter with a wide input voltage range, for fuel cell vehicles," *IEEE Trans. Veh. Technol.*, vol. 66, no. 9, pp. 7771–7781, Sep. 2017, doi: [10.1109/TVT.2017.2688324](https://doi.org/10.1109/TVT.2017.2688324).
- [24] K. J. Reddy and N. Sudhakar, "High voltage gain interleaved boost converter with neural network based MPPT controller for fuel cell based electric vehicle applications," *IEEE Access*, vol. 6, pp. 3899–3908, 2018, doi: [10.1109/ACCESS.2017.2785832](https://doi.org/10.1109/ACCESS.2017.2785832).
- [25] B. Wu, S. Li, Y. Liu, and K. M. Smedley, "A new hybrid boosting converter for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1203–1215, Feb. 2016, doi: [10.1109/TPEL.2015.2420994](https://doi.org/10.1109/TPEL.2015.2420994).



**GUOQING LIN** received the M.S. and Ph.D. degrees in electronic engineering from Fuzhou University, Fujian, China, in 1990 and 1999, respectively. From 2002 to 2005, he was a Postdoctoral Researcher with the Postdoctoral Research Station of Electronic Science and Technology, Fudan University. His research work focused in the field of power electronic applications and EMC in power converters.



**ZHOU ZHANG** received the B.S. degree in electronic engineering from Fuzhou University, Fujian, China, in 2017, where he is currently pursuing the M.S. degree in electrical engineering. His research work focused in the field of high gain DC/DC converters.

...